EEWORLDEEWORLDEEWORLD

Part Number

Search

PM5369

Description
Micro Peripheral IC,
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size73KB,2 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

PM5369 Overview

Micro Peripheral IC,

PM5369 Parametric

Parameter NameAttribute value
MakerMicrosemi
package instruction,
Reach Compliance Codecompliant
Released
Tributary Unit Payload Processor for 9953 Mbit/s
FEATURES
• Configurable, multi-channel payload
processor for aligning SONET virtual
tributaries (VTs) or SDH tributary units
(TUs) in an STS-192/STM-64 or
STS-48/STM-16 data stream.
• Supports High Order (STS/AU) pointer
processing, payload processing, and
path termination/monitoring.
• Supports Low Order (VT/TU) pointer
processing, payload processing, and
path monitoring.
• On the line side, provides working Serial
Receive and Transmit ESSI (Extended
SONET Serial Interface) CML links.
Links are configurable as:
4xSTS-48/STM-16 2488.32 Mbit/s
SONET/SDH framed interfaces; or
4xSTS-12/STM-4 622.08 Mbit/s
SONET/SDH framed interfaces.
• On the system side, provides working
Add and Drop Serial ESSI links. Links
are configurable as:
4xSTS-48/STM-16 2488.32 Mbit/s
SONET/SDH framed interfaces; or
4xSTS-12/STM-4 622.08 Mbit/s
SONET/SDH framed interfaces.
• Independently configurable
(2488.32 Mbit/s or 622.08 Mbit/s) Line
and System Interfaces.
• Provides a set of Ingress and Egress
shared protection links.
• Provides a per-link Space switch on
egress interfaces.
• Provides a steady-state latency of:
21 µs from line Receive to system
DROP for VT1.5.
2.5 µs from system ADD to line TX.
• Provides hardware based Message
Assisted Protection Switching (MAPS)
support to work with a centralized fabric
(e.g. PM5370 WSE 40).
• Supports independent Line Receive and
System Drop transport frame alignment
for high-order traffic.
• Supports independent transport, high-
order payload and tributary multi-frame
alignments for low-order traffic.
• Supports independent Line Transmit and
System Add transport frame alignments.
• On the receive path, provides optional
SDH payload conversion of:
AU4/VC4/TUG3/TU3/VC3/C3 to
AU3/VC3/C3; or
AU3/VC3/C3 to
AU4/VC4/TUG3/TU3/VC3/C3; or
AU4/VC4/TUG3/TUG2 to
AU3/VC3/TUG2; or
AU3/VC3/TUG2 to
AU4/VC4/TUG3/TUG2.
PM5369
TUPP 9953
• On the transmit path, provides optional
SDH payload conversion of:
AU3/VC3/C3 to
AU4/VC4/TUG3/TU3/VC3/C3; or
AU4/VC4/TUG3/TUG2 to
AU3/VC3/TUG2; or
AU3/VC3/TUG2 to
AU4/VC4/TUG3/TUG2.
• Allows for low order (VT/TU)
processing bypass.
• Supports high-order ESSI transport
overhead transparency.
• Supports line and system diagnostic
and facility loopbacks.
• Provides optional PRBS generation
and monitoring features for ESSI
offline link verification.
• Provides a generic 16-bit
microprocessor bus interface for
configuration, control, and status
monitoring.
• Provides a standard 5-signal IEEE
1149.1 JTAG test port for boundary
scan test purposes.
• Implemented in a 1.2 V core and 2.5 V
I/O 0.13µm CMOS technology. Inputs
are 3.3 V tolerant.
• Packaged in a 672-ball FCBGA
top-hat, 27 mm x 27 mm.
BLOCK DIAGRAM
Line Side
Low Order Processor
(LOPP)
System Side
CML ESSI Serial
Line Receive
Interface
4 x 2.5 Gbit/s or
4 x 622 Mbit/s
Shared Ingress
Protect
CML ESSI Serial
Line Transmit
Interface
4 x 2.5 Gbit/s or
4 x 622 Mbit/s
Shared Egress
Protect
Receive ESSI
Interface
Rx High
Order
Processor
(HOPP)
Perf. Mon/
MAPS
Pointer
Interpreter
and VT/TU
Aligner
STS/AU
Aligner
Bypass Path
Transmit ESSI
Interface
CML ESSI Serial
System Drop
Interface
4 x 2.5 Gbit/s or
4 x 622 Mbit/s
Shared Egress
Protect
Receive ESSI
Interface
REI-P, (E)RDI-P
Transmit ESSI
Interface
Transmit ESSI
Interface
Tx High
Order
Processor
(HOPP)
Receive ESSI
Interface
CML ESSI Serial
System Add
Interface
4 x 2.5 Gbit/s or
4 x 622 Mbit/s
Shared Ingress
Protect
Transmit ESSI
Interface
Receive ESSI
Interface
PMC-2020003 (R5)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
© Copyright PMC-Sierra, Inc. 2004
A moment of relaxation
The Funny Valley said, "You are a dog." You said, "I'm a dog!" From then on, the Funny Valley called you a dog. Finally one day, you couldn't help but yell at the Funny Valley in front of everyone, "I...
shuangshumei Talking
PLC Basic Tutorial
PLC Basic Tutorial.zip...
jlatzjy Embedded System
My post was stolen
Original post: [url=https://bbs.eeworld.com.cn/thread-332923-1-1.html]https://bbs.eeworld.com.cn/thread-332923-1-1.html[ /url] Stolen post: [url=http://bbs.eetop.cn/viewthread.php?tid=357798]http://bb...
dontium Analog electronics
IE9 official version release site exploration
After IE9 went through the beta version and the RC version, the official version is finally here~ As a potential Microsoft fan, I braved the cool autumn rain last year and presented you with the first...
光头李 Talking
I would like to ask the experts what kind of architecture do you usually use for microcontrollers in large projects without running OS?
Time-driven, state machine abstraction! What other classic processing methods are there? Please provide the solution....
终极菜鸟 stm32/stm8
p28f512
What kind of integrated block is p28f512? How to write data? ? ?...
红尘 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1482  979  2218  2319  2493  30  20  45  47  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号