EEWORLDEEWORLDEEWORLD

Part Number

Search

GS8170DW72GC-300IT

Description
Standard SRAM, 256KX72, 1.8ns, CMOS, PBGA209, 14 X 22 MM, 1 MM PITCH, BGA-209
Categorystorage    storage   
File Size1MB,27 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Environmental Compliance  
Download Datasheet Parametric View All

GS8170DW72GC-300IT Overview

Standard SRAM, 256KX72, 1.8ns, CMOS, PBGA209, 14 X 22 MM, 1 MM PITCH, BGA-209

GS8170DW72GC-300IT Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerGSI Technology
Parts packaging codeBGA
package instructionLBGA,
Contacts209
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Maximum access time1.8 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B209
JESD-609 codee1
length22 mm
memory density18874368 bit
Memory IC TypeSTANDARD SRAM
memory width72
Humidity sensitivity level3
Number of functions1
Number of terminals209
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize256KX72
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.7 mm
Maximum supply voltage (Vsup)1.95 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
GS8170DW36/72C-333/300/250/200
209-Bump BGA
Commercial Temp
Industrial Temp
Features
• Double Late Write mode, Pipelined Read mode
• JEDEC-standard SigmaRAM
pinout and package
• 1.8 V +150/–100 mV core power supply
• 1.5 V or 1.8 V CMOS Interface
• ZQ controlled user-selectable output drive strength
• Dual Cycle Deselect
• Burst Read and Write option
• Fully coherent read and write pipelines
• Echo Clock outputs track data output drivers
• Byte write operation (9-bit bytes)
• 2 user-programmable chip enable inputs
• IEEE 1149.1 JTAG-compliant Serial Boundary Scan
• 209-bump, 14 mm x 22 mm, 1 mm bump pitch BGA package
• Pin-compatible with future 36Mb, 72Mb, and 144Mb
devices
18Mb
Σ
1x1Dp CMOS I/O
Double Late Write SigmaRAM™
Functional Description
200 MHz–333 MHz
1.8 V V
DD
1.5 V or 1.8 V I/O
SigmaRAM Family Overview
GS8170DW36/72 SigmaRAMs are built in compliance with
the SigmaRAM pinout standard for synchronous SRAMs.
They are 18,874,368-bit (18Mb) SRAMs. This family of wide,
very low voltage CMOS I/O SRAMs is designed to operate at
the speeds needed to implement economical high performance
networking systems.
Bottom View
209-Bump, 14 mm x 22 mm BGA
1 mm Bump Pitch, 11 x 19 Bump Array
Because SigmaRAMs are synchronous devices, address data
inputs and read/write control inputs are captured on the rising
edge of the input clock. Write cycles are internally self-timed
and initiated by the rising edge of the clock input. This feature
eliminates complex off-chip write pulse generation required by
asynchronous SRAMs and simplifies input signal timing.
Σ
RAMs support pipelined reads utilizing a rising-edge-
triggered output register. They also utilize a Dual Cycle
Deselect (DCD) output deselect protocol.
Σ
RAMs are offered in a number of configurations including
Late Write, Double Late Write, and Double Data Rate (DDR).
The logical differences between the protocols employed by
these RAMs mainly involve various approaches to write
cueing and data transfer rates. The
Σ
RAM
family standard
allows a user to implement the interface protocol best suited to
the task at hand.
Σ
RAMs are implemented with high performance CMOS
technology and are packaged in a 209-bump BGA.
Parameter Synopsis
Key Fast Bin Specs
Cycle Time
Access Time
Symbol
tKHKH
tKHQV
- 333
3.0 ns
1.6 ns
Rev: 2.04 5/2005
1/27
© 2002, GSI Technology, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Video Coding Cache Optimization Strategy Based on DM642
Video Coding Cache Optimization Strategy Based on DM642...
yyjian DSP and ARM Processors
Can't Quartus II automatically adjust code format like VC++?
I am a newbie. When I was writing code in Quartus II, I didn't add spaces manually. I searched for a long time but didn't find any button or shortcut key to automatically adjust the format. Does Quart...
喜鹊王子 FPGA/CPLD
Zigbee interference problem
Hello friends: Recently, when I was debugging the zigbee module, I found that when the zigbee transmission power was increased to the maximum, zigbee interfered with my analog circuit. My analog circu...
seanwaye RF/Wirelessly
What type of device is the silk screen printed on the picture?
As shown in the picture, the first three are the silk screens on the diodes, and the fourth is the silk screen on the transistor, both of which are SMD packages....
shaorc Integrated technical exchanges
I need your circuit to give it to you.
If you have any questions, you can communicate on QQ...
syssys Embedded System
PC Price War
PC encounters development bottleneck and falls into homogeneity and price war 2006-7-13Recently, at the launch ceremony of Lenovo's new commercial computers, Lenovo China President Chen Shaopeng publi...
hkn RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 407  445  2107  116  2573  9  43  3  52  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号