CAT24WC64KE-1.8TE13REV-B datasheet, PDF

Datasheet> All Categories > storage> storage> CAT24WC64KE-1.8TE13REV-B

CAT24WC64KE-1.8TE13REV-B: Description8KX8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 0.210 INCH, EIAJ, SOIC-8; Categorystorage storage; File Size456KB，12 Pages; ManufacturerCatalyst; Websitehttp://www.catalyst-semiconductor.com/

Download Datasheet Parametric View All

CAT24WC64KE-1.8TE13REV-B Overview

8KX8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 0.210 INCH, EIAJ, SOIC-8

CAT24WC64KE-1.8TE13REV-B Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Catalyst
Parts packaging code	SOIC
package instruction	SOP,
Contacts	8
Reach Compliance Code	unknown
Maximum clock frequency (fCLK)	0.1 MHz
JESD-30 code	R-PDSO-G8
JESD-609 code	e0
length	5.3 mm
memory density	65536 bit
Memory IC Type	EEPROM
memory width	8
Number of functions	1
Number of terminals	8
word count	8192 words
character code	8000
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
organize	8KX8
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	240
Certification status	Not Qualified
Maximum seat height	2.03 mm
Serial bus type	I2C
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.8 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	5.25 mm
Maximum write cycle time (tWC)	10 ms

Preview

Download Datasheet

View All

CAT24WC32/64

32K/64K-Bit I

C Serial CMOS EEPROM

FEATURES

400 KHz I

C bus compatible*

1.8 to 5.5 volt read and write operation

Cascadable for up to eight devices

32/64-Byte page write buffer

Self-timed write cycle with auto-clear

8-pin DIP or 8-pin SOIC

Schmitt trigger inputs for noise protection

Commercial, industrial, automotive and

extended automotive temperature ranges

Write protection

– Entire array protected when WP at V

1,000,000 Program/erase cycles

100 year data retention

DESCRIPTION

The CAT24WC32/64 is a 32K/64K-bit Serial CMOS

PROM internally organized as 4096/8192 words of 8

bits each. Catalyst’s advanced CMOS technology sub-

stantially reduces device power requirements. The

CAT24WC32/64 features a 32-byte page write buffer.

The device operates via the I

C bus serial interface and

is available in 8-pin DIP or 8-pin SOIC packages.

PIN CONFIGURATION

DIP Package (P, L, GL)

VSS

VCC

SCL

SDA

BLOCK DIAGRAM

EXTERNAL LOAD

DOUT

ACK

VCC

VSS

WORD ADDRESS

BUFFERS

COLUMN

DECODERS

256

SENSE AMPS

SHIFT REGISTERS

SOIC Package (J, W, K, X, GW, GX)

VSS

VCC

SCL

SDA

START/STOP

LOGIC

PROM

XDEC 128/256 128/256 X 256

CONTROL

LOGIC

PIN FUNCTIONS

Pin Name

A0, A1, A2

SDA

SCL

Function

Device Address Inputs

Serial Data/Address

Serial Clock

Write Protect

+1.8V to +5.5V Power Supply

Ground

SCL

STATE COUNTERS

SLAVE

ADDRESS

COMPARATORS

24WC32/64 F02

DATA IN STORAGE

HIGH VOLTAGE/

TIMING CONTROL

* Catalyst Semiconductor is licensed by Philips Corporation to carry the I

C Bus Protocol.

Characteristics subject to change without notice

Doc. No. 1039, Rev. G

Recommended Resources

The third delay circuit using 555 time base integrated circuit

STK4172II audio IC circuit diagram

Capacitive dew sensor measurement circuit

Digital display thermometer circuit

Simple three-phase motor phase failure protection circuit

Active filter circuit with variable states

Problems with FPGA controlling iic chips: I want to use FPGA to control PCF8563, but I chose EP1C3T144. I want to use it to drive the sda and scl of PCF8563. Its I/O driver is only 3.3V. Can it be used? How to use it?...; heningbo FPGA/CPLD

Design of intelligent community monitoring system based on zigbee: The topic of my graduation project is the design of a smart community monitoring system based on Zigbee. The problem I am facing now is how to use the Zigbee protocol to implement the information coll...; 蝶舞飞儿 RF/Wirelessly

STM32 Class Notes (I) ------- General I/O Ports: [font=宋体]STM32 is a chip based on the ARM Cortex-M3 core, designed for embedded applications that require high performance, low cost, and low power consumption. 1μs dual 12-bit ADC, 4Mbit/s UART, 18Mb...; z755924843 stm32/stm8

PCB comprehensive information: [i=s] This post was last edited by stonecycle on 2014-3-5 11:51 [/i] PCB must be learned, open with PROTEL DXP...; stonecycle PCB Design

LVDS and M-LVDS Design Guide: ...; dontium ADI Reference Circuit

Please recommend someone: I am a MCU beginner. I learned MCS-51 series MCU by myself. I mainly learned the theory and have no practical experience. Now I want to buy a development board to play with it. Mainly to practice what...; stonepal Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components