EEWORLDEEWORLDEEWORLD

Part Number

Search

NJU6322KE

Description
Clock Generator, 50MHz, CMOS, PDSO8, EMP-8
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size290KB,5 Pages
ManufacturerNew Japan Radio Co., Ltd..
Environmental Compliance  
Download Datasheet Parametric View All

NJU6322KE Online Shopping

Suppliers Part Number Price MOQ In stock  
NJU6322KE - - View Buy Now

NJU6322KE Overview

Clock Generator, 50MHz, CMOS, PDSO8, EMP-8

NJU6322KE Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerNew Japan Radio Co., Ltd..
Parts packaging codeSOIC
package instructionSOP,
Contacts8
Reach Compliance Codecompliant
ECCN codeEAR99
JESD-30 codeR-PDSO-G8
JESD-609 codee6
length5 mm
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency50 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Master clock/crystal nominal frequency50 MHz
Certification statusNot Qualified
Maximum seat height1.9 mm
Maximum slew rate10 mA
Maximum supply voltage6 V
Minimum supply voltage3 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN BISMUTH
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
I want to participate in the LaunchPad
I just want to switch from 51, and have taken a preliminary look at F169. I would like to join in! I want to learn from you guys, but I don't have much money, so I can only use the little hardware I h...
ywb888 Microcontroller MCU
EEWORLD University: Independent Analysis of Altera 28-nm FPGA Floating-point DSP Design Flow and Performance
Independent Analysis of Altera 28-nm FPGA Floating-Point DSP Design Flow and Performance : https://training.eeworld.com.cn/course/2125White Paper: Independent Analysis of Altera 28-nm FPGA Floating-Po...
chenyy FPGA/CPLD
msp430G2231 ADC10 configuration
To learn the operation of MCU peripherals, we must first know the corresponding peripheral registers and their functions: ADC10 Registers ADC10 input enable register 0 ADC10AE0 Read/write 04Ah Reset w...
wateras1 Microcontroller MCU
Sharing is a virtue~ Share TI courses to the forum, do good deeds and win prizes at the same time!
[align=left][font=微软雅黑][color=#006000][size=15px]Announcement: Due to the large number of review and essay writing activities at the end of the year, in order to allow active netizens to have time to ...
EEWORLD社区 TI Technology Forum
MSP430F5529 ADC Reference
1.ADC12_A initialization parametertypedef struct ADC_MemMap{union{uint16_t CTL0;struct{uint16_t SC :1; /* ADC12 Start Conversion */uint16_t ENC :1; /* ADC12 Enable Conversion */uint16_t TOVIE :1; /* A...
火辣西米秀 Microcontroller MCU
The output of the op amp is connected to the microcontroller, but there is no input!
I have been thinking about this circuit for a long time, but I still don't know what it is used for. Pin 12 is a single-chip microcomputer. Please give me some advice....
零下12度半 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 805  2388  2387  1327  669  17  49  27  14  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号