The outputs of the UT7R995/C can be configured to run at fre-
quencies ranging from 6 MHz to 200 MHz. Each output bank
has the ability to run at separate frequencies and with various
phase skews. Furthermore, numerous clock division and multi-
plication options exist.
The following discussion and list of tables will summarize the
available configuration options for the UT7R995/C. Tables 1
through 11, are relevant to the following configuration discus-
sions.
Table 1. Feedback Divider Settings (N-factor)
Table 2. Reference Divider Settings (R-Factor)
Table 3. Output Divider Settings - Bank 3 (K-factor)
Table 4. Output Divider Settings - Bank 4 (M-Factor)
Table 5. Frequency Divider Summary
Table 6. Calculating Output Frequency Settings
Table 7. Frequency Range Select
Table 8. Multiplication Factor (MF) Calculation
Table 9. Signal Propagation Delays in Various Media
Table 10: Output Skew Settings
Table 11. PE/HD Settings
Table 12. Power Supply Constraints
1.1 Divider Configuration Settings:
The feedback input divider is controlled by the 3-level DS[1:0]
pins as indicated in Table 1 and the reference input divider is
controlled by the 3-level PD/DIV pin as indicated in Table 2.
Although the Reference divider will continue to operate when
the UT7R995/C is in the standard TEST mode of operation, the
Feedback Divider will not be available.
Table 1: Feedback Divider Settings (N-factor)
DS[1:0]
LL
LM
LH
ML
MM
MH
HL
HM
HH
Table 2: Reference Divider Settings (R-factor)
PD/DIV
LOW
1
MID
HIGH
Operating Mode
Powered Down
Normal Operation
Normal Operation
Reference Input
Divider -
(R)
Not Applicable
2
1
Notes:
1. When PD/DIV = LOW, the device enters power-down mode.
In addition to the reference and feedback dividers, the
UT7R995/C includes output dividers on Bank 3 and Bank 4,
which are controlled by 3F[1:0] and 4F[1:0] as indicated in Ta-
bles 3 and 4, respectively.
Table 3: Output Divider Settings - Bank 3 (K-factor)
3F(1:0)
LL
Bank 3 Output Divider -
(K)
2
T
EN
HH
Other
1
4
1
Notes:
1. These states are used to program the phase of the respective banks. Please see
Equation 1 along with Tables 8 and 10.
PM
4F[1:0]
LL
Other
1
Table 4: Output Divider Settings - Bank 4 (M-factor)
Bank 4 Output Divider
(M)
2
1
Feedback Input
Divider -
(N)
2
3
4
5
1
Permitted Output
Divider (K or M)
Connected to FB
EL
EV
1 or 2
1
1, 2, or 4
1 or 2
1, 2, or 4
1 or 2
1 or 2
D
O
Notes:
1. These states are used to program the phase of the respective banks. Please see
Equation 1 along with Tables 8 and 10.
Each of the four divider options and their respective settings are
summarized in Table 5. By applying the divider options in Ta-
ble 5 to the calculations shown in Table 6, the user determines
the proper clock frequency for every output bank.
Table 5: Frequency Divider Summary
Division
Factors
N
IN
6
Available Divider Settings
1, 2, 3, 4, 5, 6, 8, 10, 12
1, 2
1, 2, 4
1, 2
8
10
12
1
R
1
K
M
3
Table 6: Calculating Output Frequency Settings
Configuration
Clock Output
Connected to FB
1Qn or 2Qn
3Qn
4Qn
Output Frequency
1Q[1:0]
1
and
2Q[1:0]
1
(N/R) * f
XTAL
(N/R) * K * f
XTAL
(N/R) * M * f
XTAL
(N/R) * (1/K) * f
XTAL
(N/R) * f
XTAL
(N/R) * (M/K) * f
XTAL
(N/R) * (1/M) * f
XTAL
(N/R) * (K/M) * f
XTAL
(N/R) * f
XTAL
3Q[1:0]
4Q[1:0]
Notes:
1. These outputs are undivided copies of the VCO clock. Therefore, the formulas in this column can be used to calculate the nominal VCO operating frequency (f
NOM
)
at a given reference frequency (f
XTAL
) and the divider and feedback configuration. The user must select a configuration and a reference frequency that will generate
a VCO frequency that is within the range specified by FS pin. Please see Table 7.
1.2 Frequency Range and Skew Selection:
The PLL in the UT7R995/C operates within three nominal fre-
quency ranges. Depending upon the desired PLL operating fre-
quency, the user must define the state of the ternary FS control
pin. Table 7 defines the required FS selections based upon the
nominal PLL operating frequency ranges. Because the clock
outputs on Bank 1 and Bank 2 do not include a divider option,
they will always reflect the current frequency of the PLL. Ref-
erence the first column of equations in Table 6 to calculate the
value of f
NOM
for any given feedback clock.
Table 7: Frequency Range Select
FS
L
M
H
PM
FS
L
EN
MF
32
16
8
After calculating the time unit (t
U
) based on the nominal PLL
frequency (f
NOM
) and multiplication factor (MF), the circuit
designer plans routing requirements of each clock output and its
respective destination receiver. With an understanding of signal
propagation delays through a conductive medium (see Table 9),
the designer specifies trace lengths which ensure a signal prop-
agation delay that is equal to one of the t
U
multiples show in Ta-
ble 10. For each output bank, the t
U
skew factors are selected
with the tri-level, bank-specific, nF[1:0] pins.
Table 8: MF Calculation
f
NOM
examples that result
in a t
U
of 1.0ns
31.25 MHz
62.5 MHz
125 MHz
Nominal PLL Frequency Range
(f
NOM
)
24 to 50 MHz
48 to 100MHz
96 to 200 MHz
O
EL
M
H
D
Selectable output skew is in discrete increments of time unit
(t
U
). The value of t
U
is determined by the FS setting and the
PLL’s operating frequency (f
NOM
). Use the following equation
to calculate the time unit (t
U
):
Equation 1.
t
=
1
* MF)
EV
Table 9: Signal Propagation Delays in Various Media
Medium
Air (Radio Waves)
Coax. Cable (75% Velocity)
Coax. Cable (66% Velocity)
FR4 PCB, Outer Trace
FR4 PCB, Inner Trace
Alumina PCB, Inner Trace
T
Propagation
Dielectric
Delay (ps/inch) Constant
85
113
129
140 - 180
180
240 - 270
1.0
1.8
2.3
2.8 - 4.5
4.5
8 - 10
IN
u
(f
NOM
The f
NOM
term, which is calculated with the help of Table 6,
must be compatible with the nominal frequency range selected
by the FS signal as defined in Table 7. The multiplication factor
(MF), also determined by FS, is shown in Table 8. The
UT7R995/C output skew steps have a typical accuracy, based
upon the calculated time unit, of +/- 100ps per skew step.
4
Table 10: Output Skew Settings
nF[1:0]
LL
1, 2
LM
LH
ML
MM
MH
HL
HM
HH
2
Skew
1Q[1:0], 2Q[1:0]
-4t
U
-3t
U
-2t
U
-1t
U
Zero Skew
+1t
U
+2t
U
+3t
U
+4t
U
Skew
3Q[1:0]
Divide by 2
-6t
U
-4t
U
-2t
U
Zero Skew
+2t
U
+4t
U
+6t
U
Divide by 4
Skew
4Q[1:0]
Divide by 2
-6t
U
-4t
U
-2t
U
Zero Skew
+2t
U
+4t
U
+6t
U
Inverted
3
A graphical summary of Table 10 is shown in Figure 3. The
drawing assumes that the FB input is driven by a clock output
programmed with zero skew. Depending upon the state of the
nF[1:0] pins the respective clocks will be skewed, divided, or
inverted relative to the fedback output as shown in Figure 3.
1.3 Output Drive, Synchronization, and Power Supplies:
The UT7R995/C employs flexible output buffers providing the
user with selectable drive strengths, independent power sup-
plies, and synchronization to either edge of the reference input.
Using the 3-level PE/HD pin, the user selects the reference edge
synchronization and the output drive strength for all clock out-
puts. The options for edge synchronization and output drive
strength selected by the PE/HD pin are listed in Table 11.
Table 11: PE/HD Settings
PE/HD
Synchronization
Output Drive
Strength
1
L
M
H
Negative
Positive
Positive
Low Drive
High Drive
Low Drive
Notes:
1. Please refer to "DC Parameters" section for I
OH
/I
OL
specifications.
1F[1:0]
(N/A)
LL
LM
LH
ML
MM
MH
HL
HM
HH
(N/A)
(N/A)
(N/A)
2F[1:0]
(N/A)
LL
LM
LH
ML
MM
MH
HL
HM
HH
(N/A)
3F[1:0]
LM
LH
(N/A)
ML
(N/A)
MM
(N/A)
MH
(N/A)
HL
HM
4F[1:0]
LM
LH
(N/A)
ML
(N/A)
MM
(N/A)
MH
(N/A)
HL
HM
LL
EL
5
D
EV
IN
(N/A)
(N/A)
LL/HH
(N/A)
HH
INVERTED
Figure 3. Typical Outputs with FB Connected to a Zero-Skewed Output
O
XTAL1 Input
FB Input
DIVIDED
PM
-6t
U
-4t
U
-3t
U
-2t
U
-1t
U
0t
U
+1t
U
+2t
U
+3t
U
+4t
U
+6t
U
t
0
- 5t
U
t
0
- 4t
U
t
0
- 3t
U
t
0
- 2t
U
t
0
- 1t
U
t
0
t
0
+ 1t
U
t
0
+ 2t
U
t
0
+ 3t
U
t
0
+ 4t
U
t
0
+ 5t
U
t
0
+ 6t
U
t
0
- 6t
U
EN
Notes:
1. nF[1:0] = LL disables bank specific outputs if TEST=MID and sOE = HIGH.
2. When TEST=MID or HIGH, the Divide-by-2, Divide-by-4, and Inversion-
options function as defined in Table 9.
3. When 4Q[1:0] are set to run inverted (4F[1:0] = HH), sOE disables these out-
puts HIGH when PE/HD = HIGH or MID, sOE disables them LOW when
We bought a Samsung 2410 all-in-one computer, which is divided into a core board and a bottom board. I made a bottom board myself. After plugging in the core board, only the power indicator light is o...
Tethered, aerial/underwater drones
These drones are powered and controlled from a ground power source via a tether. High-voltage tether transmission of 500V to 800V enables longer and thinner cables, ...
[i=s]This post was last edited by zy459994202 on 2018-5-4 10:42[/i] [list] [*]I have been playing with MicroPython for a while. A few days ago, I found that RT-Thread also launched a MicroPython softw...
My device runs VxWorks, which implements an RPC server. The documentation says that it complies with SUN's RPC specification (RFC1057). Now I need to access this RPC server on the Windows platform. Ho...
I would like to ask you experts: How to map physical addresses in user-mode drivers in WinCE6.0? For the following code, if this driver is run in user mode, the output vpReg is 0. If anyone knows how ...
1 Introduction
A wide variety of communication cables and control cables are widely used in various instruments and control equipment. Whether the cable is well-conducted and
whether
th...[Details]
As LEDs continue to improve in almost every aspect of performance and cost, LED lighting is being used in an increasingly wide range of applications, among which LED street lights are a focus of in...[Details]
0 Introduction
With the development of society, people pay more and more attention to security work. Monitoring products have been used in various fields instead of being used only in importan...[Details]
From the PIC16F946 datasheet, we know that there are two ways to write values to the LCD for display:
1. Directly write the value to LCDDATA1~LCDDATA23
2. Use disconnect t...[Details]
Product series: PB-B-RS232/485 interface (hereinafter sometimes referred to as "interface") is a product in the PROFIBUS bus bridge series.
The main purpose of the bridge series ...[Details]
MediaTek (2454) announced the acquisition of F-MStar (3697) and attracted the attention of IC design industry. This morning, Gartner Semiconductor Industry Research Director Hong Cenwei analyzed ...[Details]
Capacitors
are basic components in various electronic devices and are widely used for bypassing, coupling,
filtering
, tuning, etc. in electronic circuits. However, to use capacitors,...[Details]
D5026A is a driver IC designed by Shanghai Debei Electronics for energy-saving LED display screens. Its design concept is energy-saving and compatible with existing solutions, that is, it can be ...[Details]
0 Introduction
High-precision current source can provide high-precision current supply for precision instruments, and is suitable for automatic measurement tasks of various resistors in semico...[Details]
Introduction
X1226 has the functions of clock and calendar. The clock relies on hour, minute and second registers to track, and the calendar relies on date, week, month and year registers to tr...[Details]
Currently, each country is developing its own USB interface
charging specifications
, which leads to a major problem that a USB interface
charging
device manufactured in one country...[Details]
With the rapid development of wireless
digital communication
, more challenges have been raised for integrated circuit design and testing. In the product design stage, in order to ensure
t...[Details]
The launch of Shenzhou IX is imminent, and Tiangong is welcoming visitors again. Yesterday, Professor Fu Qiang, Vice President of the Institute of Science and Industrial Technology of Harbin Instit...[Details]
1 What is an LED floodlight?
LED downlights are also called spotlights, projection lamps, and spotlights. They are mainly used for architectural decorative lighting and commercial space lighti...[Details]
In order to develop lighting LED technology, developed countries attach great importance to the research of LED testing methods and standards. For example, the National Institute of Standards and T...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
