571CFAFREQDGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 571CFAFREQDGR

571CFAFREQDGR: DescriptionCMOS Output Clock Oscillator, 10MHz Min, 160MHz Max, ROHS COMPLIANT PACKAGE-8; CategoryPassive components oscillator; File Size316KB，26 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

571CFAFREQDGR Overview

CMOS Output Clock Oscillator, 10MHz Min, 160MHz Max, ROHS COMPLIANT PACKAGE-8

571CFAFREQDGR Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRISTATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	1 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	100 ppm
frequency stability	50%
linearity	10%
Manufacturer's serial number	SI571
Installation features	SURFACE MOUNT
Maximum operating frequency	160 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	1 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

Si 5 7 0 / S i 5 7 1

R E L I M I N A R Y

A TA

H E E T

N Y

- R

A T E

C P

R O G R A M M A B L E

XO/VCXO

Features

Any-rate programmable output

frequencies from 10 to 945 MHz and

select frequencies to 1.4 GHz

C serial interface

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available LVPECL, CMOS,

LVDS, and CML outputs

Industry-standard 5x7 mm

package

Pb-free/RoHS-compliant

1.8, 2.5, or 3.3 V supply

Si5602

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Ordering Information:

See page 21.

Description

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are

user-programmable to any output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz with <1 ppb resolution. The device is programmed

via an I

C serial interface. Unlike traditional XO/VCXOs where a different

crystal is required for each output frequency, the Si57x uses one fixed-

frequency crystal and a DSPLL clock synthesis IC to provide any-rate

frequency operation. This IC-based approach allows the crystal resonator to

provide exceptional frequency stability and reliability. In addition, DSPLL

clock synthesis provides superior supply noise rejection, simplifying the task

of generating low-jitter clocks in noisy environments typically found in

communication systems.

Pin Assignments:

See page 20.

(Top View)

SDA

SCL

GND

CLK–

CLK+

Functional Block Diagram

CLK-

CLK+

Si570

SDA

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL Clock

Synthesis

SCL

SDA

GND

CLK–

CLK+

Si571 only

ADC

GND

Si571

Si570/Si571

Rev. 0.31 8/07

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Recommended Resources

Final amplifier circuit diagram of TDAl512

Circuit diagram of low voltage disconnection alarm

A circuit that allows electrical appliance B to operate only after electrical appliance A operates.

Gas alarm circuit (2)

Simple phase sequence protection circuit

Bistable counting control trigger circuit

vl813 schematic diagram solution sharing: VIA Lab's VL813 is an advanced 4-port USB 3.0 hub controller with fully integrated voltage regulators, low power consumption, and comprehensive USB charging support. The integrated 5V DC-DC switching ...; 禾川芯 Talking

Metal detector circuit diagram design: The above figure is the circuit diagram of the metal detector. The 555 timer acts as a square wave generator here, which generates a pulse frequency that humans can hear. The capacitor between pin 1 a...; 火辣西米秀 Analogue and Mixed Signal

Learn about some high input voltage LDOs: Linear regulator (LDO) means low-dropout. In recent years, some manufacturers have launched high-input voltage LDOs, with input voltages as high as 80V. Under high-voltage dropout conditions, the effi...; qwqwqw2088 Analogue and Mixed Signal

Analysis of the background noise of small speakers: I am developing a small speaker recently. Its function is very simple. It has Bluetooth connection and power amplifier. The power is about 2.5W. The Bluetooth main controller is AC6969D, and the power...; Fred_1977 Circuit Observation Room

Microsoft Win 7 is out, have you used it?: According to foreign media reports, Morgan Stanley analyst Kathryn Huberty recently released a report saying that the release of Microsoft Windows 7 has greatly promoted the growth of PC sales. Accord...; bootloader Embedded System

Question + The maximum value of ADC10CLK of MSP430 can reach 6.3MHz. What is the maximum sampling rate of MSP430?: The maximum value of ADC10CLK can reach 6.3MHz. Why is it tested only up to 2.6M (the value calculated based on 200Ksps)? What is the maximum sampling rate of MSP430? Note that the unit of 200Ksps in ...; hanskying666 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components