550BAFREQBGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550BAFREQBGR

550BAFREQBGR: DescriptionLVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6; CategoryPassive components oscillator; File Size691KB，45 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

550BAFREQBGR Overview

LVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6

550BAFREQBGR Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	COMPLEMENTARY OUTPUT; TRI-STATE; OUTPUT ENABLE; TAPE AND REEL
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	100 ppm
frequency stability	100%
linearity	10%
Manufacturer's serial number	SI550
Installation features	SURFACE MOUNT
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Motor start and stop control circuit diagram

Huabao DYP22A, DYP30A electronic hot water bottle circuit diagram

FM wireless microphone circuit with voltage stabilizing circuit

SAA3010 (TV) infrared remote control transmitter circuit

The production of several electric indicator lights

High input-high output voltage integrated regulated power supply circuit 2

Cadence problem help-----4!: I still use orcad to draw schematics, and I found the following questions. I would like to ask experts to help answer them: 1. What are the two connectors " 1. When creating a chip schematic library, ...; gcxiaoma Embedded System

[ESP32-Audio-Kit Audio Development Board Review] Part 3: Comments on the Installation of the Development Environment: [i=s]This post was last edited by ddllxxrr on 2021-9-20 06:50[/i]This development environment installation can be said to be a big disappointment to me. I remember a saying by Lu Xun: "wasting other p...; ddllxxrr RF/Wirelessly

51 single chip microcomputer control color screen circuit diagram: Our company has STN, CSTN, TFT LCD screen control driver boards, which can be controlled by 51, PIC microcontroller, DSP, and can display 256--65536 colors. They are low-priced and easy to program. Th...; whywhy 51mcu

Why is the RC reset circuit of 430 so unstable? ?: I made a batch of boards, and about 10% of them cannot be reset when powered on. They use ordinary RC circuits, so it should not be a RC quality problem. The boards have been made and it is impossible...; wangdian2010 Microcontroller MCU

Caibo International Customer Service Life Quotes: 1. Life will not give you special treatment just because you are a woman; life will not make way for you just because you are a woman. You may not succeed, but you must grow! 2. One day, you are tired...; 首页-凯博国际客服 Analogue and Mixed Signal

DSP TMS320 F28035 key driver: /************************************ Title: key.h Software platform: DSP.com/forum.php?mod=forumdisplay&fid=58" target="_blank" class="relatedlink">CCS v5.2 Hardware platform: Bishe control board Mai...; fish001 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components