531AA404M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AA404M000DGR

531AA404M000DGR: DescriptionLVPECL Output Clock Oscillator, 404MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA404M000DGR Overview

LVPECL Output Clock Oscillator, 404MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA404M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	404 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

One of the switching regulated power supply circuits

Tutoring students to install voice-activated switch circuits

Sanhuan brand fully automatic electric shower circuit diagram

Ringing detection circuit

Automatic series resistance starting three-phase motor circuit (1)

Computer motherboard circuit diagram 815 1_03

About the address of IOCON_SCKLOC in LPC1100 routine: When operating the spi function of SSP, I found the following statement in lpc1100.h in the example program. #define IOCON_SCKLOC (*(volatile unsigned long *)(IOCON_BASE + 0x110)) That is to say, the ...; eeleader MCU

STM32G timer setting problem: I used STM32CUBE to develop an experimental program for STM32G431. I felt that the setting was 1K Hz, and the TIM6 clock was very slow. About 50 interrupt cycles, that is, 1S, was 10 times slower. Bec...; bigbat stm32/stm8

AHB Configuration: I want to use AHB mode and GPIO register mapping to turn on the light. Which registers do I need to configure? (I am using arm cortex M3 LM3S9B96) I configured the following, but it does not work. Is ...; jiangsh FPGA/CPLD

I am confused! A newbie encountered a strange problem! Even ordinary loop statements are giving me trouble!: In Keil compilation environment, in main, besides the initialization statement, there is only one loop: unsigned char i; for(i=0;i<10;i++) {Serial_One_SendData(i); } It should loop 10 times, and outpu...; y_s_k0404 Embedded System

Solution for invalid crystal oscillator configuration of M8: Yesterday I helped a friend write something. It was my first time using Zhifeng. I accidentally locked the crystal oscillator of M8 to an external clock, and I couldn't download the program. I was ver...; heicnhei Microchip MCU

How to add test points to a schematic: Experts, how do I add test points in the schematic? Are they the round test points? Can they be packaged? Can they be directly imported into the PCB? If I add test points in the PCB, it is easy to mis...; papermay PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components