571WGAFREQDGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 571WGAFREQDGR

571WGAFREQDGR: DescriptionCMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-8; CategoryPassive components oscillator; File Size316KB，26 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

571WGAFREQDGR Overview

CMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-8

571WGAFREQDGR Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRISTATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
Maximum control voltage	1.8 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	235 ppm
frequency stability	20%
linearity	10%
Manufacturer's serial number	SI571
Installation features	SURFACE MOUNT
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES

Preview

Download Datasheet

View All

Si 5 7 0 / S i 5 7 1

R E L I M I N A R Y

A TA

H E E T

N Y

- R

A T E

C P

R O G R A M M A B L E

XO/VCXO

Features

Any-rate programmable output

frequencies from 10 to 945 MHz and

select frequencies to 1.4 GHz

C serial interface

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available LVPECL, CMOS,

LVDS, and CML outputs

Industry-standard 5x7 mm

package

Pb-free/RoHS-compliant

1.8, 2.5, or 3.3 V supply

Si5602

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Ordering Information:

See page 21.

Description

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are

user-programmable to any output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz with <1 ppb resolution. The device is programmed

via an I

C serial interface. Unlike traditional XO/VCXOs where a different

crystal is required for each output frequency, the Si57x uses one fixed-

frequency crystal and a DSPLL clock synthesis IC to provide any-rate

frequency operation. This IC-based approach allows the crystal resonator to

provide exceptional frequency stability and reliability. In addition, DSPLL

clock synthesis provides superior supply noise rejection, simplifying the task

of generating low-jitter clocks in noisy environments typically found in

communication systems.

Pin Assignments:

See page 20.

(Top View)

SDA

SCL

GND

CLK–

CLK+

Functional Block Diagram

CLK-

CLK+

Si570

SDA

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL Clock

Synthesis

SCL

SDA

GND

CLK–

CLK+

Si571 only

ADC

GND

Si571

Si570/Si571

Rev. 0.31 8/07

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Recommended Resources

Level Translation: Dual Supply to Single Supply Amplifier, ±15V to 5V

AMP-04 0 to 400℃ temperature measurement circuit

Electromechanical control button for interlocking protection motor reversible starting control circuit

Inclination sensor thermal wire circuit diagram a

Computer motherboard circuit diagram 815 5_33

Please give me some advice if you can compile it: 我看书上的例子，不知为什么运行没有反应（没有出现对话框）这是一个对话框的例子 ;>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>> ; Sample code for; by 罗云彬, http://asm.yeah.net ;>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>...; qzl1125186 Embedded System

Question about the delay circuit composed of transistors and capacitors: As shown in the delay circuit, after power-on stabilization: 1. Isn't the voltage at point A 12V? 2. Isn’t the voltage at point B 12-0.7=11.3V? Why are the simulated values of the voltage at points A ...; xiaxingxing Analog electronics

[Overtime Award Ceremony] One Webench design per day, see who can last 30 days?: Event details: [url=https://bbs.eeworld.com.cn/TI/20131115webench/index.html]>>One Webench design per day, see who can last 30 days? [/url] Event overtime details: [url=https://bbs.eeworld.com.cn/thre...; EEWORLD社区 Analogue and Mixed Signal

WinCE 6.0 RIL layer driver development: Hello everyone. I am a novice in CE6.0 RIL layer development. I have a few questions: 1. Does the encapsulation of TCP/IP data work on the upper layer of the RIL layer. That is to say, when I use Sock...; chenls Embedded System

CANoe CAPL Reference Manual Download: Most people who are engaged in CAN bus development and testing will use the CANoe tool. CAPL is used to write node simulation programs in CANoe. This document provides a good reference tutorial for be...; fy6033093 Automotive Electronics

Ask a question, how to include an existing directory in the project: I have created two directories in the project directory, one for library files and the other for another library file. They are both C files and are used in the project. How can I package these two di...; bxli stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components