550PC040M0075DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 550PC040M0075DGR

550PC040M0075DGR: DescriptionCMOS Output Clock Oscillator, 40.0075MHz Nom, ROHS COMPLIANT PACKAGE-6; CategoryPassive components oscillator; File Size231KB，14 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550PC040M0075DGR Overview

CMOS Output Clock Oscillator, 40.0075MHz Nom, ROHS COMPLIANT PACKAGE-6

550PC040M0075DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	COMPLEMENTARY OUTPUT; TRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
Maximum control voltage	3.3 V
Minimum control voltage
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	150 ppm
frequency stability	50%
JESD-609 code	e4
linearity	10%
Manufacturer's serial number	SI550
Installation features	SURFACE MOUNT
Nominal operating frequency	40.0075 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
Output load	15 pF
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

EVISION

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(VCXO)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 to 945 MHz

and selected frequencies to

1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 8.

Applications

SONET/SDH

xDSL

10 GbE LAN/WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 7.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXOs, where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC-based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory-configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating the long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.6 6/07

Si550

Recommended Resources

Set timing circuit when power is on

Touch delay self-extinguishing circuit

Quartz crystal sine oscillator circuit

IGBT circuit to realize slow gate voltage reduction

845E computer motherboard circuit diagram_30

Computer motherboard circuit diagram 815 1_32

What are your opinions on the main technical indicators of the constant current driver for inductive ballast LED fluorescent lamps?: Main features:■ Full voltage input range: 90~265VAC■ Specially designed for adding shielding design for fluorescent aluminum tubes■ Ultra-small volume design, suitable for T5, T8, T10 fluorescent PC t...; 山野狼 LED Zone

On the problem of indirectly measuring the crankshaft angle of motorcycles using linear Hall: As the title says... I am working on a project recently. I want to use a curved magnet and a linear Hall sensor to accurately measure the crankshaft angle. The curved magnet is installed on a small ch...; fosullx Sensor

CPLD Motor Control Project Outsourcing: Project description: Motor type: DC motor (50-60w) Requirements: 1. Use cpld to implement a PWM controller with adjustable duty cycle. 2. Use cpld to implement the motor quadrature encoder interface. ...; jy00113358 FPGA/CPLD

Help~~~: I have a program under VC, but it always fails when transplanted to EVC. I would like to ask experts for help~~ High score~~~ The program is a TCP server and a TCP client. I only need to transplant th...; 肯清 Embedded System

How to learn embedded system?: I have only been exposed to embedded systems for a short time, and I feel like there are a lot of things to learn, such as system kernel, ARM chips, and programming knowledge. Now I really don’t know ...; 诵文 Embedded System

Photovoltaic power generation paper: :) Share with everyone...; huangwz3171 Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components