LP24-SR-50.0M-30E3CC datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> LP24-SR-50.0M-30E3CC

LP24-SR-50.0M-30E3CC: DescriptionSeries - 3Rd Overtone Quartz Crystal, 50MHz Nom, ROHS COMPLIANT PACKAGE-2; CategoryPassive components Crystal/resonator; File Size92KB，6 Pages; ManufacturerPletronics; Environmental Compliance

Download Datasheet Parametric View All

LP24-SR-50.0M-30E3CC Overview

Series - 3Rd Overtone Quartz Crystal, 50MHz Nom, ROHS COMPLIANT PACKAGE-2

LP24-SR-50.0M-30E3CC Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Pletronics
package instruction	ROHS COMPLIANT PACKAGE-2
Reach Compliance Code	compliant
Other features	AT-CUT CRYSTAL; BULK
Ageing	5 PPM/YEAR
Crystal/Resonator Type	SERIES - 3RD OVERTONE
Drive level	1000 µW
frequency stability	0.0015%
frequency tolerance	30 ppm
JESD-609 code	e3
Manufacturer's serial number	LP24
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	50 MHz
Maximum operating temperature	50 °C
Minimum operating temperature
physical size	L10.8XB4.47XH2.5 (mm)/L0.425XB0.176XH0.098 (inch)
Series resistance	80 Ω
surface mount	NO
Terminal surface	Matte Tin (Sn)

Preview

Download Datasheet

View All

LP21 / LP24 / LP49 Series

Low Profile Crystal

February 2010

• The Pletronics’ LP49 Series is a low profile

thru-hole crystal

• Bulk packaging

• 3 MHz to 70 MHz

• HC-49/US

• AT Cut Crystal

LP21 0.082 (2.10mm) high

LP24 0.100 (2.50mm) high

LP49 0.140 (3.56mm) high

Pletronics Inc. certifies this device is in accordance with the

RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.

Pletronics Inc. guarantees the device does not contain the following:

Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s

Weight of the Device: 0.62 grams

Moisture Sensitivity Level: 1 As defined in J-STD-020C

Second Level Interconnect code: e1, e2 or e3

Electrical Specification:

Item

Frequency Range

Calibration Frequency Tolerance

Frequency Stability over OTR

Equivalent Series Resistance

(ESR)

Min

Drive Level

Shunt Capacitance

Aging per year

Specified Temperature Range

Storage Temperature Range

(C0)

-5

-40

-55

Max

200

150

120

100

+85

+125

Unit

MHz

ppm

Ohms

ppm

Condition

AT cut

at +25

C + 3

see table on page 3 for

available options

LP49

LP49/LP24

LP49/LP24/LP21

Overtone

Fundamental

3 MHz to 4 MHz

4 MHz to 5 MHz

5 MHz to 6 MHz

6 MHz to 7 MHz

7 MHz to 9 MHz

9 MHz to 10 MHz

10 MHz to 13 MHz

13 MHz to 15 MHz

15 MHz to 27 MHz

27 MHz to 30 MHz

27 MHz to 32 MHz

32 MHz to 50 MHz

50 MHz to 70 MHz

use 10 µW for testing

Pad to Pad capacitance

at +25

C + 3

see table on page 3 for available options

Product information is current as of publication date. The product conforms

to specifications per the terms of the Pletronics limited warranty. Production

processsing does not necessarily include testing of all parameters.

Recommended Resources

Why should we pay attention to the power supply noise problem? What are the factors that cause power supply noise?

27 plc basic logic instructions

Echo signal processing circuit PT2399

Voltage-current conversion circuit

Leakage alarm voltage regulator circuit

toy doll circuit

Can't enter TI classroom: This interface was not used when I logged in before. After submitting the intermediate exam, this interface appeared. Except for the first text box, I cannot enter any input in other text boxes. What ...; xqzl Microcontroller MCU

AVR microcontroller burning program: When I used ISP to download, the chip could not be erased. I used Zhifeng's software, and then bought a JTAGice downloader, but I couldn't burn it using AVRstudio....; 张彤 Microchip MCU

Reliability Design of Printed Circuit Boards - Decoupling Capacitor Configuration: In a DC power supply circuit, changes in load can cause power supply noise. For example, in a digital circuit, when the circuit switches from one state to another, a large peak current will be generat...; yfee FPGA/CPLD

Regarding the issue of using 12864 LCD screen (half screen) as a pointer clock: I have no idea at all. The limitation is that I have to use 51 series chips, and I only have AT89S52 on hand. If all the possibilities of displaying the pointer on half screen are stored in the on-chi...; autumn Embedded System

LPC1114 PWM test results!!!!! More communication: I haven't posted for a few days, I've been doing other things :) 2010.5.14 Tested the PWM function, now I'm posting some pictures!! You can set the duty cycle and so on according to the relevant param...; lanyu345 NXP MCU

DM643 project development summary (original): This article of the rookie was originally posted on the blog for a few days. Today, I accidentally found that hellodsp reposted it. Thinking about it, I have been lurking here for two years, especiall...; 黑衣人 DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components