BU-61743F3-410Z datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-61743F3-410Z

BU-61743F3-410Z: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 25.40 X 25.40 MM, 3.94 MM HEIGHT, CERAMIC, FP-72; CategoryThe embedded processor and controller Microcontrollers and processors; File Size449KB，60 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-61743F3-410Z Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 25.40 X 25.40 MM, 3.94 MM HEIGHT, CERAMIC, FP-72

BU-61743F3-410Z Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Device Corporation
Parts packaging code	QFP
package instruction	QFF,
Contacts	72
Reach Compliance Code	compliant
Address bus width	16
boundary scan	NO
maximum clock frequency	20 MHz
letter of agreement	MIL STD 1553A; MIL STD 1553B
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	S-CQFP-F72
JESD-609 code	e0
length	25.4 mm
low power mode	NO
Number of serial I/Os	2
Number of terminals	72
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Filter level	MIL-PRF-38534
Maximum seat height	3.94 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	25.4 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

BU-6174X/6184X/6186X

ENHANCED MINIATURE ADVANCED

COMMUNICATIONS ENGINE

[ENHANCED MINI-ACE/µ-ACE (MICRO-ACE)]

FEATURES

Make sure the next

Card you purchase

has...

•

Fully Integrated 1553A/B Notice 2,

McAir, STANAG 3838 Interface Terminal

•

Compatible with Mini-ACE (Plus)

and ACE Generations

•

Choice of :

RT or BC/RT/MT In Same Footprint

- RT or BC/RT/MT with 4K RAM

- BC/RT/MT with 64K RAM, and RAM

parity

•

Choice of 5V or 3.3V Logic

• Package Options:

- 1" Square Ceramic Flat Pack or

Gull Wing

- 0.815" Square BGA (µ-ACE)

DESCRIPTION

The Enhanced Miniature Advanced Communications Engine (Enhanced

Mini-ACE) and µ-ACE (Micro-ACE) family of MIL-STD-1553 terminals pro-

vide complete interfaces between a host processor and a 1553 bus, and

integrate dual transceiver, protocol logic, and 4K or 64K words of RAM.

At 0.815" square, the µ-ACE (BGA package) option provides the

smallest footprint in the industry.

The terminals are powered by a choice of 5V or 3.3V logic.

Multiprotocol support of MIL-STD-1553A/B and STANAG 3838, includ-

ing versions incorporating McAir compatible transmitters, is provided.

There is a choice of 10, 12, 16, or 20 MHz clocks. The BC/RT/MT ver-

sions with 64K words of RAM include built-in RAM parity checking.

BC features include a built-in message sequence control engine, with

a set of 20 instructions. This feature provides an autonomous means

of implementing multi-frame message scheduling, message retry

schemes, data double buffering, asynchronous message insertion,

and reporting to the host CPU. The Enhanced Mini-ACE/µ-ACE incor-

porates a fully autonomous built-in self-test, providing comprehensive

testing of the internal protocol logic and/or RAM.

The RT offers the same choices of subaddress buffering as the ACE

and Mini-ACE (Plus), along with a global circular buffering option,

50% rollover interrupt for circular buffers, an interrupt status queue,

and an "Auto-boot" option to support MIL-STD-1760.

The terminals provide the same flexibility in host interface configura-

tions as the ACE/Mini-ACE, along with a reduction in the host proces-

sor's worst case holdoff time. Most software features are compatible

with the previous generations of the Mini-ACE (Plus) and ACE series.

•

5V Transceiver with 1760 and McAir

Compatible Options

•

Comprehensive Built-In Self-Test

•

Flexible Processor/Memory Interface,

with Reduced Host Wait Time

•

Choice of 10, 12, 16, or 20 MHz Clock

•

Highly Autonomous BC with

Built-In Message Sequence Control:

- Frame Scheduling

- Branching

- Asynchronous Message Insertion

- General Purpose Queue

- User-defined Interrupts

•

Advanced RT Functions

- Global Circular Buffering

- Interrupt Status Queue

- 50% Circular Buffer Rollover

Interrupts

•

Selective Message Monitor

- Selection by Address, T/R Bit,

Subaddress

- Command and Data Stacks

- 50% and 100% Stack Rollover

Interrupts

FOR MORE INFORMATION CONTACT:

µ-ACE

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

Technical Support:

1-800-DDC-5757 ext. 7234

2000 Data Device Corporation

Recommended Resources

LED lighting circuit diagram in refrigerator

5V to 2.5V voltage stabilizing circuit

Light signal alarm circuit 02

Shuanghua ZNB-S full voltage starting circuit

Bistable circuit with multiple inputs

Staircase wave oscillator composed of sample/hold circuit

What does this LCD code mean?: I don't know what it means. What do LCD_CS, LCD_BIT, LCD_CLK, LCD_COM, and LCD_DAT represent? Can anyone explain this to me? Thank you. #define LCD_CS 0x80 // 1000 0000 GPC7 - VD4 #define LCD_BIT 0x40...; bobowoya Embedded System

Urgent: VS2005 VC+WM5 cannot compile with Access using ADO: I experimented with "EVC Advanced Programming and Application Development" and used ADO to access the Access database. } Compile error: e:\program\adoaccess\adoaccess\ADOAccessDlg.h(13) : fatal error ...; gonnago1 Embedded System

Introduction to TI TPS61170 Boost Converter Configuration LED Driver: One approach to driving high-brightness LEDs is to modify the standard boost converter topology to drive a constant current through the load. However, this implementation presents a serious problem be...; qwqwqw2088 Analogue and Mixed Signal

kw4 one pit: [size=3] [/size] [size=3]They said that you must post a thread to see the voice. . . [/size] The KW4 device is not too new or too old. Judging from the published documents, it should have been launche...; freebsder NXP MCU

STM32F103VBH6 example program: Can anyone give me a sample program for STM32F103VBH6? I downloaded a few from the Internet, and the program compiled fine, but there was a problem after selecting the chip model of 32F103VB. Tip: can...; fuckee stm32/stm8

【FPGA(cyclone4) Issue 2】 Timing and Simulation Learning 2-Optimizing Multipliers: [color=#000][font=Tahoma][size=3]The multiplier described by Verilog HDL language uses the consumption clock as the time unit, while the multiplier established by combinational logic uses the broadcas...; wsdymg FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components