D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
80186 80188
HIGH-INTEGRATION 16-BIT MICROPROCESSORS
Y
Integrated Feature Set
Enhanced 8086-2 CPU
Clock Generator
2 Independent DMA Channels
Programmable Interrupt Controller
3 Programmable 16-bit Timers
Programmable Memory and
Peripheral Chip-Select Logic
Programmable Wait State Generator
Local Bus Controller
Available in 10 MHz and 8 MHz
Versions
High-Performance Processor
4 Mbyte Sec Bus Bandwidth
Interface
8 MHz (80186)
5 Mbyte Sec Bus Bandwidth
Interface
10 MHz (80186)
Y
Direct Addressing Capability to 1 Mbyte
of Memory and 64 Kbyte I O
Completely Object Code Compatible
with All Existing 8086 8088 Software
10 New Instruction Types
Numerics Coprocessing Capability
Through 8087 Interface
Available in 68 Pin
Plastic Leaded Chip Carrier (PLCC)
Ceramic Pin Grid Array (PGA)
Ceramic Leadless Chip Carrier (LCC)
Available in EXPRESS
Standard Temperature with Burn-In
Extended Temperature Range
(
b
40 C to
a
85 C)
Y
Y
Y
Y
Y
Y
272430 –1
Figure 1 Block Diagram
Other brands and names are the property of their respective owners
Information in this document is provided in connection with Intel products Intel assumes no liability whatsoever including infringement of any patent or
copyright for sale and use of Intel products except as provided in Intel’s Terms and Conditions of Sale for such products Intel retains the right to make
changes to these specifications at any time without notice Microcomputer Products may have minor variations to this specification known as errata
November 1994
COPYRIGHT
INTEL CORPORATION 1995
Order Number 272430-002
1
80186 80188 High-Integration 16-Bit Microprocessors
CONTENTS
FUNCTIONAL DESCRIPTION
Introduction
CLOCK GENERATOR
Oscillator
Clock Generator
READY Synchronization
RESET Logic
LOCAL BUS CONTROLLER
Memory Peripheral Control
Local Bus Arbitration
Local Bus Controller and Reset
PERIPHERAL ARCHITECTURE
Chip-Select Ready Generation Logic
DMA Channels
Timers
Interrupt Controller
PAGE
9
9
9
9
9
9
9
9
10
10
10
10
10
11
11
12
CONTENTS
ABSOLUTE MAXIMUM RATINGS
D C CHARACTERISTICS
A C CHARACTERISTICS
EXPLANATION OF THE AC
SYMBOLS
WAVEFORMS
EXPRESS
EXECUTION TIMINGS
INSTRUCTION SET SUMMARY
FOOTNOTES
REVISION HISTORY
PAGE
15
15
16
18
19
25
26
27
32
33
2
2
80186 80188
Contacts Facing Down
Contacts Facing Up
272430 –2
Figure 2 Ceramic Leadless Chip Carrier (JEDEC Type A)
Pins Facing Up
Pins Facing Down
272430 –3
Figure 3 Ceramic Pin Grid Array
NOTE
Pin names in parentheses apply to the 80188
3
3
80186 80188
Leads Facing Up
Leads Facing Down
272430 –4
Figure 4 Plastic Leaded Chip Carrier
NOTE
Pin names in parentheses apply to the 80188
4
4