531AB930M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AB930M000DG

531AB930M000DG: DescriptionLVPECL Output Clock Oscillator, 930MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB930M000DG Overview

LVPECL Output Clock Oscillator, 930MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB930M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	930 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Yangtze River 1.5kW gasoline generator thyristor voltage regulating circuit

IC synchronous detection circuit with input signal frequency up to 2MHz

Delay circuit

Dawn caller circuit

Anbaolu AA-18 computerized barbecue microwave oven circuit diagram

Myocardial voltage amplification circuit

A brief introduction to some basic knowledge related to lighting: [hide]1. Light The essence of light is electromagnetic waves, which is a very small part of the entire electromagnetic spectrum. Light is a form of energy; light is electromagnetic waves radiated to t...; 探路者 LED Zone

[Recruitment] Foreign company recruits smart card R&D engineer (Beijing): Bachelor degree or above, major in computer, electronic engineering, etc.? Proficient in VC, VB, C, C++, Java and assembly language for development? More than 2 years of development experience in the ...; yunfei1019 Embedded System

How to calculate refresh rate?: Can the refresh rate be calculated from the vertical synchronization signal (vsyn)? If so, is 1/vsyn the frequency? However, it can also be calculated through PixelClock, refresh rate = PixelClock/row...; gues123 Embedded System

Ask a question about LDC1000: while(1){printf("Device ID = %x",LDC1000_ReadReg(0x00)); Delay_ms(1000);} The following is the data received by the serial port. . . Device ID = 83 Device ID = 83 Device ID = bf Device ID = 83 Device ...; zheng25136 Electronics Design Contest

TI C66x DSP interrupt types and their priorities: [size=4]There are four types of interrupts on the CPU.[/size] [size=4] [/size] [size=4] Reset[/size] [size=4] [/size] [size=4] Maskable[/size] [size=4] [/size] [size=4] Nonmaskable[/size] [size=4] [/s...; fish001 DSP and ARM Processors

Discussion on MSP430 Program Upgrade Method: [size=4][font=宋体]There are three ways to program the MSP430 series microcontrollers: using the JTAG interface, using the BSL firmware, and using user-defined upgrade firmware. Since the method of usin...; fish001 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components