ICSLV810
Buffer/Clock Driver
Description
The ICSLV810 is a low skew 1.5 V to 2.5 V, 1:10 fanout
buffer. This device is specifically designed for data
communications clock management. The large fanout
from a single input line reduces loading on the input
clock. The TTL level outputs reduce noise levels on the
part. Typical applications are clock and signal
distribution.
Features
•
Packaged in 20-pin QSOP/SSOP
•
Split 1:10 fanout Buffer
•
Maximum skew between outputs of different
•
•
•
•
•
•
•
packages 0.75 ns
Max propagation delay of 3.8 ns
Operating voltage of 1.5 V to 2.5 V on Bank A
Operating voltage of 1.5 V to 2.5 V on Banks B and C
Advanced, low power, CMOS process
Industrial temperature range -40° C to +85° C
3.3 V tolerant input when VDDA=2.5 V
Available in Pb (lead) free packaging
Block Diagram
VDDA
CLK 1
CLK 2
CLK 3
CLK 4
CLKIN
CLK 5
CLK 6
CLK 7
CLK 8
CLK 9
CLK 10
VDDB
VDDC
MDS LV810 F
Integrated Circuit Systems, Inc.
●
1
525 Race Street, San Jose, CA 95126
●
Revision 101305
tel (408) 297-1201
●
www.icst.com
ICSLV810
Buffer/Clock Driver
External Components
The ICSLV810 requires a minimum number of external
components for proper operation.
with the clock line, as close to the clock output pin as
possible. The nominal impedance of the clock output is
20Ω.
Decoupling Capacitors
Decoupling capacitors of 0.01µF must be connected
between VDD and GND, as close to these pins as
possible. For optimum device performance, the
decoupling capacitors should be mounted on the
component side of the PCB. Avoid the use of vias in the
decoupling circuit.
PCB Layout Recommendations
For optimum device performance and lowest output
phase noise, the following guidelines should be
observed.
1) The 0.01µF decoupling capacitors should be
mounted on the component side of the board as close
to the VDD pins as possible. No vias should be used
between the decoupling capacitors and VDD pins. The
PCB trace to VDD pin should be kept as short as
possible, as should the PCB trace to the ground via.
2) To minimize EMI the 33Ω series termination resistor,
if needed, should be placed close to the clock output.
Series Termination Resistor
When the PCB trace between the clock outputs and the
loads are over 1 inch, series termination should be
used. To series terminate a 50Ω trace (a commonly
used trace impedance) place a 33Ω resistor in series
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICSLV810. These ratings,
which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of
the device at these or any other conditions above those indicated in the operational sections of the
specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can
affect product reliability. Electrical parameters are guaranteed only over the recommended operating
temperature range.
Item
Supply Voltage, VDD MAX
All Inputs and Outputs
Ambient Operating Temperature
Storage Temperature
Junction Temperature
Soldering Temperature
7V
Rating
-0.5 V to VDDA + 1.2 V
-40 to +85°C
-65 to +150°C
125°C
260°C
Recommended Operation Conditions
Parameter
Ambient Operating Temperature
Power Supply Voltage (measured with respect to GND), VDDA
Power Supply Voltage (measured with respect to GND), VDDB
Power Supply Voltage (measured with respect to GND), VDDC
Min.
-40
1.425
1.425
1.425
Typ.
Max.
+85
2.625
2.625
2.625
Units
°C
V
V
V
MDS LV810 F
Integrated Circuit Systems, Inc.
●
3
525 Race Street, San Jose, CA 95126
●
Revision 101305
tel (408) 297-1201
●
www.icst.com
ICSLV810
Buffer/Clock Driver
DC Electrical Characteristics—CLKIN and Bank A
VDDA = 2.5 V,
Ambient Temperature -40° C to +85° C
Parameter
Operating Voltage
Quiescent Power Supply
Current
Short Circuit Current
Input High Voltage,
CLKIN
Input Low Voltage,
CLKIN
Output High Voltage
Output Low Voltage
Input High Current
Input Low Current
Input High Current
Input Capacitance
Output Capacitance
Symbol
VDDA
IDDA
I
OS
V
IH
V
IL
V
OH
V
OL
I
IH
I
IL
I
I
C
IN
C
OUT
Conditions
No Load
F = 40 MHz
CLK 1 - 5
Guaranteed
Logic Level
High
Guaranteed
Logic Level Low
VIN = VIH or
VIL
VIN = VIH or
VIL
VDD = max
VDD = max
VDD = max
VIN = 0V, Note1
V
OUT
= 0V,
Note1
I
OH
=
-7 mA
I
OL =
12 mA
VIN = 2.4 V
VIN = 0.5 V
VIN = VDD
(max)
Min.
1.425
Typ.
Max.
2.625
Units
V
mA
mA
V
15
±80
1.6
0.8
1.8
0.4
1
-1
20
5
5.5
6.0
8.0
V
V
V
µA
µA
µA
pF
pF
Note1:
This parameter is not tested, guaranteed by design.
DC Electrical Characteristics—Bank B
VDDB = 2.5 V,
Ambient Temperature -40° C to +85° C, unless otherwise noted
Parameter
Operating Voltage
Quiescent Power
Supply Current
Symbol
VDDB
IDDB
Conditions
VDDB = 2.5 V
No Load
F = 40 MHz
VDDB = 1.5 V
No Load
F = 40 MHz
Min.
1.425
Typ.
Max.
2.625
Units
V
mA
7
3
CLK8-10
CLK8-10
±35
±80
mA
mA
mA
Short Circuit
Current
I
OS
VDDB = 1.5 V
VDDB = 2.5 V
MDS LV810 F
Integrated Circuit Systems, Inc.
●
4
525 Race Street, San Jose, CA 95126
●
Revision 101305
tel (408) 297-1201
●
www.icst.com