MN6450T datasheet, PDF - EEWORLD Datasheet

MN6450T: DescriptionADC, Proprietary Method, 16-Bit, 1 Func, 2 Channel, Parallel, Word Access, CDIP32, DOUBLE WIDTH, SIDE BRAZED, HERMETIC SEALED, DIP-32; CategoryAnalog mixed-signal IC converter; File Size2MB，8 Pages; ManufacturerAPI Technologies; Websitehttp://www.apitech.com/about-api

Download Datasheet Parametric Compare View All

MN6450T Overview

ADC, Proprietary Method, 16-Bit, 1 Func, 2 Channel, Parallel, Word Access, CDIP32, DOUBLE WIDTH, SIDE BRAZED, HERMETIC SEALED, DIP-32

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	API Technologies
package instruction	DIP,
Reach Compliance Code	compliant
ECCN code	3A001.A.2.C
Maximum analog input voltage	10 V
Minimum analog input voltage	-10 V
Maximum conversion time	16.25 µs
Converter type	ADC, PROPRIETARY METHOD
JESD-30 code	R-CDIP-T32
length	41.91 mm
Maximum linear error (EL)	0.0015%
Nominal negative supply voltage	-15 V
Number of analog input channels	2
Number of digits	16
Number of functions	1
Number of terminals	32
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output bit code	BINARY, OFFSET BINARY
Output format	PARALLEL, WORD
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Sampling rate	0.047 MHz
Sample and hold/Track and hold	TRACK
Maximum seat height	6.1 mm
Nominal supply voltage	15 V
surface mount	NO
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15.24 mm

	MN6450T
Description	ADC, Proprietary Method, 16-Bit, 1 Func, 2 Channel, Parallel, Word Access, CDIP32, DOUBLE WIDTH, SIDE BRAZED, HERMETIC SEALED, DIP-32
Is it Rohs certified?	incompatible
Maker	API Technologies
package instruction	DIP,
Reach Compliance Code	compliant
ECCN code	3A001.A.2.C
Maximum analog input voltage	10 V
Minimum analog input voltage	-10 V
Maximum conversion time	16.25 µs
Converter type	ADC, PROPRIETARY METHOD
JESD-30 code	R-CDIP-T32
length	41.91 mm
Maximum linear error (EL)	0.0015%
Nominal negative supply voltage	-15 V
Number of analog input channels	2
Number of digits	16
Number of functions	1
Number of terminals	32
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output bit code	BINARY, OFFSET BINARY
Output format	PARALLEL, WORD
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Sampling rate	0.047 MHz
Sample and hold/Track and hold	TRACK
Maximum seat height	6.1 mm
Nominal supply voltage	15 V
surface mount	NO
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15.24 mm

NVDC Notes (I): [align=left][color=#000000]This video introduces the precautions and pros and cons of [font=Calibri]NVDC[/font] chargers, reviews battery charger configuration, and explains [font=Calibri]NVDC[/font] ...; 德州仪器_视频 Analogue and Mixed Signal

Implementing a Duplex System Using VHDL Programming: I want a program to implement a duplex system using VHDL programming. Specifically: a switch controls 3 LED displays (such as the number 516) and downloads it to the CPLD for inspection....; ardentyears Embedded System

【AT-START-F425 Review】USB to CAN Part 3: 【AT-START-F425 Review】USB to CAN preview post https://bbs.eeworld.com.cn/thread-1199896-1-1.html 【AT-START-F425 Review】USB to CAN Part 2https://bbs.eeworld.com.cn/thread-1199901-1-1.html Continuing fr...; lugl4313820 Domestic Chip Exchange

2.4-GHz Bluetooth low energy and proprietary system-on-chip: ...; Jacktang Wireless Connectivity

Butterworth filter second order: Butterworth filter is a kind of electronic filter. The characteristic of Butterworth filter is that the frequency response curve of the passband is the smoothest. This filter was first proposed by Bri...; eeleader FPGA/CPLD

Lattice TransFR Technology: Overview Field logic updates are becoming increasingly important in a wide range of applications due to the unprecedented flexibility of field logic updates, which provide designers with features to c...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components