EEWORLDEEWORLDEEWORLD

Part Number

Search

CB20120509EB

Description
30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
CategoryThe connector    terminals   
File Size265KB,5 Pages
ManufacturerCooper Industries
Download Datasheet Parametric View All

CB20120509EB Overview

30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

CB20120509EB Parametric

Parameter NameAttribute value
MakerCooper Industries
Reach Compliance Codeunknown
ECCN codeEAR99
Fastening methodSCREW
Manufacturer's serial numberCB2000
Installation typeBOARD
Number of layers1
Rows1
Number of channels5
Rated current30 A
Rated voltage300 V
safety certificateUL; CSA; CE; IEC
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Wire gauge12 AWG
Terminal Blocks - Single Row
Terminal Blocks:
Single & Double Row
Series A2000, LP2000 & CB2000
Single Row Terminal Blocks
A20510807WR
Terminal Blocks:
Base & Rail Mount
SPECIFICATIONS
Rating:
A2: 30A, 300V*
LP2: 30A, 150V*
CB2: 30A, 300V*
Center Spacing:
0.375” or 3/8” (9.52mm)
Wire Range:
#12-22 AWG CU
Screw Size:
#6-32 zinc-plated philslot
LP202110
Torque Rating:
9 lb-in.
Base:
Standoffs standard for easy flux washing
Distance Between Barriers:
0.32” (8.1mm)
Recommended PCB Hole Diameter:
0.076” (1.93mm)
Operating Temperature:
105°C (221°F) max., -40°C (-40°F) min.
Molded Material:
Black, UL Rated 94V0 Thermoplastic
Breakdown Voltage:
3400V (A2 & LP2); 4100V (CB2).
Agency Information:
UL File E62622, CSA File 47235;
IEC Compliance; CE Certified
EuroMag Series
CB20210507
*30A Rating achieved with a #10 copper wire crimped to a ring terminal.;
20A Rating without ring terminal.
Dimensions - in (mm)
A2000 & LP2000 Series
Power Distribution
Blocks
Poles
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
MOUNTING
ENDS
ONLY
A
C
Mount Ctrs.
Length
1.13
1.50
1.88
2.25
2.63
3.00
3.38
3.75
4.13
4.50
4.88
5.25
5.63
6.00
6.38
6.75
7.13
7.50
7.88
8.25
8.63
9.00
9.38
9.75
10.13
10.50
10.88
11.25
11.63
1.56
1.93
2.30
2.68
3.06
3.43
3.81
4.18
4.56
4.93
5.31
5.69
6.06
6.43
6.81
7.18
7.56
7.93
8.31
8.68
9.06
9.43
9.81
10.18
10.56
10.93
11.31
11.68
12.05
BARRIER &
MOUNTING
ENDS
B
Pole Ctrs.
0.38
0.75
1.13
1.50
1.88
2.25
2.63
3.00
3.38
3.75
4.13
4.50
4.88
5.25
5.63
6.00
6.38
6.75
7.13
7.50
7.88
8.25
8.63
9.00
9.38
9.75
10.13
10.50
10.88
11.25
11.63
BARRIER
ENDS
ONLY
C
Length
0.81
1.18
1.56
1.93
2.31
2.68
3.06
3.43
3.81
4.18
4.56
4.93
5.31
5.68
6.06
6.43
6.81
7.18
7.56
7.93
8.31
8.68
9.06
9.43
9.81
10.18
10.55
10.93
11.31
11.68
12.05
0.375
(9.53)
0.15
(3.8)
Ø
0.65
(16.5)
C
Mount End
Barrier End
0.76 (19.3)
0.40
(10.2)
0.565 (14.35)
on LP2000
Wire Management
Products
A
Mount Centers
B
Pole Centers
Mount End
Barrier End
0.02
(0.5)
CB2000 Series
0.375
(9.53)
0.19
(4.8)
Ø
0.32
(8.1)
0.70
(17.8)
Edge Connectors,
One-Sided Boards
C
Mount End
Barrier End
* Dimensions in inches. To convert to millimeters, multiply by 25.4.
0.60
(15.2)
Compliance
References
A
Mount Centers
B
Pole Centers
Mount End
Barrier End
0.02
(0.5)
6
For additional product information, visit www.cooperbussmann.com/magnum
CCS+C6678LE Development Record 11: Introduction to Multi-core Collaboration (IPC)
[p=26, null, left][color=#000][font=Arial]To better utilize the multi-core performance of C6678, multi-core collaboration is required. Fortunately, we can use the IPC module provided by the official. ...
fengyh DSP and ARM Processors
Problems with IRP processing
Is the sending of IRP just like the application layer reading and writing, which first requires CreateFile() and then read and write operations? IRP must first IRP_MJ_CREATE before executing other fun...
洗了八吨水 Embedded System
Third-party analysis of the design process of Altera floating-point DSP
This report is an independent analysis of Altera's floating-point DSP design flow by a third-party company.Friends who do digital signal processing can take a look....
wstt FPGA/CPLD
ADSP-2111 Signal Processor Features
(1) The ADSP-2111 chip uses the Harvard architecture, with 6 buses (1 program bus, 2 data buses, 2 address buses and 1 DMA bus) on the chip. This separation of the program bus and data bus allows the ...
dianzijie5 DSP and ARM Processors
Method of generating PWM with different frequencies simultaneously
A method to generate PWM of different frequencies at the same time. I need to generate two PWM channels at the same time for an experiment tonight. I can't configure it. Please give me some advice!...
乁year Microcontroller MCU
Signal Chain Basics Collection 2
Since the launch of "30 Examples of Power Switch Design Secrets", it has received enthusiastic responses from engineers. The Signal Chain Basics Collection, written by Texas Instruments senior enginee...
德州仪器 Power technology

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 861  2354  1701  83  2547  18  48  35  2  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号