RV4207FD datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> RV4207FD

RV4207FD: DescriptionOperational Amplifier, 2 Func, 150uV Offset-Max, BIPolar, CDIP8, CERAMIC, DIP-8; CategoryAnalog mixed-signal IC Amplifier circuit; File Size215KB，8 Pages; ManufacturerRaytheon Company; Websitehttps://www.raytheon.com/

Download Datasheet Parametric Compare View All

RV4207FD Overview

Operational Amplifier, 2 Func, 150uV Offset-Max, BIPolar, CDIP8, CERAMIC, DIP-8

RV4207FD Parametric

Parameter Name	Attribute value
Objectid	1423231978
package instruction	CERAMIC, DIP-8
Reach Compliance Code	unknown
Amplifier type	OPERATIONAL AMPLIFIER
Maximum average bias current (IIB)	0.01 µA
Nominal Common Mode Rejection Ratio	120 dB
Maximum input offset voltage	150 µV
JESD-30 code	R-CDIP-T8
Nominal Negative Supply Voltage (Vsup)	-15 V
Number of functions	2
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR
Package form	IN-LINE
Certification status	Not Qualified
Nominal slew rate	0.3 V/us
Nominal supply voltage (Vsup)	15 V
surface mount	NO
technology	BIPOLAR
Temperature level	OTHER
Terminal form	THROUGH-HOLE
Terminal location	DUAL
Nominal Uniform Gain Bandwidth	1500 kHz

Preview

Download Datasheet

View All

RV4207FD Related Products

	RV4207FD	RM4207BD	RM4207BD/883B	RV4207GD
Description	Operational Amplifier, 2 Func, 150uV Offset-Max, BIPolar, CDIP8, CERAMIC, DIP-8	Operational Amplifier, 2 Func, 200uV Offset-Max, BIPolar, CDIP8, CERAMIC, DIP-8	Operational Amplifier, 2 Func, 200uV Offset-Max, BIPolar, CDIP8, CERAMIC, DIP-8	Operational Amplifier, 2 Func, 250uV Offset-Max, BIPolar, CDIP8, CERAMIC, DIP-8
package instruction	CERAMIC, DIP-8	CERAMIC, DIP-8	CERAMIC, DIP-8	CERAMIC, DIP-8
Reach Compliance Code	unknown	unknown	unknown	unknown
Amplifier type	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER
Maximum average bias current (IIB)	0.01 µA	0.015 µA	0.015 µA	0.015 µA
Nominal Common Mode Rejection Ratio	120 dB	120 dB	120 dB	106 dB
Maximum input offset voltage	150 µV	200 µV	200 µV	250 µV
JESD-30 code	R-CDIP-T8	R-CDIP-T8	R-CDIP-T8	R-CDIP-T8
Nominal Negative Supply Voltage (Vsup)	-15 V	-15 V	-15 V	-15 V
Number of functions	2	2	2	2
Number of terminals	8	8	8	8
Maximum operating temperature	85 °C	125 °C	125 °C	85 °C
Minimum operating temperature	-25 °C	-55 °C	-55 °C	-25 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	IN-LINE	IN-LINE
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Nominal slew rate	0.3 V/us	0.3 V/us	0.3 V/us	0.3 V/us
Nominal supply voltage (Vsup)	15 V	15 V	15 V	15 V
surface mount	NO	NO	NO	NO
technology	BIPOLAR	BIPOLAR	BIPOLAR	BIPOLAR
Temperature level	OTHER	MILITARY	MILITARY	OTHER
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal location	DUAL	DUAL	DUAL	DUAL
Nominal Uniform Gain Bandwidth	1500 kHz	1500 kHz	1500 kHz	1500 kHz

Recommended Resources

Functional block diagram of MC1428

ECL to VMOS interface circuit

Using SN74LS161 to form a 2~255 programmable frequency divider

LED voltage measurement circuit

Microcurrent-voltage conversion circuit

Peak current feedback circuit

[C-Wireless Charging Electric Car] Shaanxi Province First Prize_Topic C: [font=微软雅黑, "][size=14px][color=#000000][size=3]Introduction: [/size][size=3]This car can realize the functions of wireless charging and automatic start when power is off, and can drive stably on flat...; sigma Energy Infrastructure?

How to Establish ModelSim Simulation Environment in XILINX FPGA Development: In the development of FPGA, simulation is essential. However, the simulation tool provided by ISE can only simulate some simple HDL codes , but cannot simulate IP generated by Coregen. In this case, t...; eeleader FPGA/CPLD

【SensorTag】the fivth week: Routine analysis: I have studied the routines in the past few days: Since my topic this time is: Computer Bluetooth switch. So I naturally looked at the KEYS routine. Since the routine is all in English, I finally real...; ddllxxrr Wireless Connectivity

DSP from entry to mastery complete collection: The information is good, but it is in English....; a20061475 DSP and ARM Processors

Ask a question about vxworks config.h file: Why is it that when compiling, adding a component only requires #define INCLUDE_XXXX? Where are these components stored and how are they added to the kernel?...; ldw3 Real-time operating system RTOS

Output distortion of the instrument amplifier with three op amps: The schematic diagram is shown in Figure 1, where J2 is the signal input.Figure 2 Figure 3 is the waveform of the single-ended ground at J2.Figure 4 is the input waveform at J2, which is a three-value...; 天天1 Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components