B5S16862
20-BIT TWO PORT BUS SWITCH
WITH FOUR ENABLE CONTROL
PRELIMINARY DATA
s
s
s
s
s
s
s
s
s
HIGH SPEED: t
PD
= 0.25ns (MAX.)
at V
CC
= 4.5V T
A
=85°C
ON RESISTANCE BETWEEN TWO PORT:
5Ω (TYP) at V
CC
= 5.0V T
A
=25°C
LOW POWER DISSIPATION:
I
CC
= 1uA(MAX.) at T
A
=25°C
COMPATIBLE WITH TTL OUTPUTS:
V
IH
=2V(MIN), V
IL
=0.8V(MAX)
POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 4V to 5.5V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 16862
IMPROVED LATCH-UP IMMUNITY
ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
TSSOP
ORDER CODES
PACKAGE
TSSOP48
B5S16862TTR
PIN CONNECTION
O
DESCRIPTION
The B5S16862 is an advanced high-speed CMOS
20-BIT TWO PORT BUS SWITCH fabricated with
sub-micron silicon gate and double-layer metal
wiring C
2
MOS tecnology.
It is ideal for 4V to 5.5V V
CC
operations and
ultra-low power and low noise applications,
typically notebook and docking station.
Any nG output control governs four 5-bit BUS
SWITCHES. Output Enable inputs (nG) tied
together gives full 20-bit operations. When nG is
LOW, the switches are on. When nG is HIGH, the
switches are in high impedance state.
It has ultra high-speed performance at 5V near
zero delay with low ON resistance.
All inputs and outputs are equipped with protec-
tion circuits against static discharge, giving them
2KV ESD immunity and transient excess voltage.
so
b
te
le
r
P
uc
od
s)
t(
bs
-O
et
l
o
P
e
od
r
s)
t(
uc
T&R
February 2003
1/9
This is preliminary information on a new product now in development are or undergoing evaluation. Details subject to change without notice.
B5S16862
INPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN No
1, 13
2, 3, 4, 5, 6, 7,
8, 9, 10, 11
14, 15, 16, 17,
18, 19, 20, 21,
22, 23
34, 33, 32, 31,
30, 29, 28, 27,
26, 25
46, 45, 44, 43,
42, 41, 40, 39,
38, 37
47, 35
12, 24
36, 48
SYMBOL
2G, 4G
NAME QND FUNCTION
Bus Enable Input
(Active Low)
SCHEMATIC DIAGRAM
1A0 to 1A9 Data Inputs
2A0 to 2A9 Data Inputs
2B0 to 2B9 Data Outputs
1B0 to 1B9 Data Outputs
1G, 3G
GND
V
CC
TRUTH TABLE
b
O
so
yG
L
H
te
le
r
P
X
X
uc
od
Bus Enable Input
(Active Low)
Ground (0V)
s)
t(
bs
-O
et
l
o
P
e
od
r
s)
t(
uc
Positive Supply Voltage
INPUT
1An, 2An
OUTPUT
1Bn, 2Bn
Bus ON
Z
4
9
4
9
y: 1 to 4
y: 1, active on 1An,
y: 2, active on 1An,
y: 3, active on 2An,
y: 4, active on 2An,
X: "H" or "L"
Z: High Impedance
1Bn port only with n:0 to
1Bn port only with n:5 to
2Bn port only with n:0 to
2Bn port only with n:5 to
2/9
B5S16862
ABSOLUTE MAXIMUM RATINGS
Symbol
V
CC
V
I
V
O
V
O
I
IK
I
OK
I
O
Supply Voltage
DC Switch and Control Pin Voltage
DC Output Voltage (V
CC
= 0V) (note 1)
DC Output Voltage (V
I/O
=Gnd)
DC Input Diode Current (V
I/O
< 0V)
DC Output Diode Current (note 2)
DC Output Current (note 3)
Parameter²
Value
-0.5 to +7.0
-0.5 to +7.0
-0.5 to +7.0
-0.5 to +7.0
- 50
- 50
128
±
100
-65 to +150
300
Unit
V
V
V
V
mA
mA
mA
mA
°C
°C
I
CC
or I
GND
DC V
CC
or Ground Current per Supply Pin
Storage Temperature
T
stg
T
L
Lead Temperature (10 sec)
Absolute Maximum Rating are those value beyond which damage to the device may occour. Functional operation under these condition is
not implied
1) I
O
absolute maximum rating must be observed
2) V
O
< GND, V
O
> V
CC
3) Not more than one output should be tested at one time. Duration of the test should not exceed one second.
RECOMMENDED OPERATING CONDITIONS
Symbol
V
CC
V
I
V
O
V
O
T
op
dt/dv
dt/dv
Supply Voltage
Input Voltage
Output Voltage (V
CC
= 0V)
Output Voltage
Operating Temperqture
Switch Input Rise and Fall Time
Control Input Rise and Fall Time (note 1)
Parameter
1) V
IN
from 0.8V to 2V at V
CC
= 3.0V
O
so
b
te
le
r
P
uc
od
s)
t(
bs
-O
l
o
te
e
r
P
4 to 5.5
0 to 5.5
od
Value
s)
t(
uc
Unit
V
V
V
V
°C
0 to 5.5
0 to 5.5
-55 to 125
0 to DC
0 to 10
ns/V
ns/V
3/9
B5S16862
DC SPECIFICATION
Test Condition
Symbol
Parameter
V
CC
(V)
4 to 5.5
4 to 5.5
4.5 to 5.5
4.5
4.5
4.5
4.0
I
I
I
OZ
V
IK
I
CC
I
CCD
Input Leakage Current
0 to 5.5
I
ON
=64 mA
V
I
=0V
I
ON
=48 mA
V
I
=0V
I
ON
=15 mA
V
I
=2.4V
I
ON
=15 mA
V
I
=2.4V
5
10
14
±0.1
150
7
7
Ω
15
22
T
A
= 25 °C
Value
-40 to 85
°C
-55 to 125
°C
Unit
Min. Typ. Max. Min. Max. Min. Max.
2
0.8
2
0.8
2
0.8
V
V
mV
V
IH
V
IL
V
H
R
ON
High Level Input Voltage
Low Level Input Voltage
Input Hysteresis at Con-
trol pin
Switch ON Resistance
V
I
= 5.5V or
GND
High Impedance Leakage
V
I/O
= 5.5V
4.5 to 5.5
Current
to GND
Clamp Diode Voltage
4.0 to 5.5 I
I
= -18mA
Quiescent Supply Current
Supply Current per Con-
trol Input per MHz (1)
5.5
5.5
V
I
= V
CC
or
GND
V
I/O
= Open
nG=GND;
Control Input
Toggling
50% Duty
Cycle
V
IC
=V
CC
-2.1
V
∆I
CC
I
CC
incr. per Input
1) This current applies to the control inputs only and represent the current required to switch internal capacitance at the specified frequency.
The 1An and 2An inputs generate no significant AC or DC currents as they transition. This parameter is not tested, but is guaranteed by
design.
AC ELECTRICAL CHARACTERISTICS
Symbol
b
O
so
te
le
r
P
uc
od
s)
t(
5.5
so
b
-O
et
l
0.1
-0.7
P
e
1.0
od
r
±1.0
-1.2
3.0
0.25
±1.0
s)
t(
uc
±2.0
±2.0
-1.2
10.0
µA
µA
V
µA
mA/
MHz
2.5
mA
Test Condition
Parameter
V
CC
(V)
C
L
(pF)
50
4.5 to 5.5
50
50
R
L
(Ω)
500
500
500
Value
t
s
=
t
r
-40 to 85 °C -55 to 125°C
(ns) Min. Max. Min. Max.
2.5
2.5
2.5
1.5
1.5
0.25
5.5
5.5
Unit
t
PLH
t
PHL
t
PZL
t
PZH
t
PLZ
t
PHZ
Propagation Delay Time (1)
xAn to xBn, xBn to xAn(2)
Output Enable Time
Output Disable Time
ns
ns
ns
1) Parameter guaranteed by design
2) X=1,2; n=0..9.
4/9
B5S16862
CAPACITANCE CHARACTERISTICS
Test Condition
Symbol
Parameter
V
CC
(V)
Value
T
A
= 25 °C
Min.
Typ.
4
5.0
nG=V
CC
5.5
Max.
pF
pF
Unit
C
IN
C
I/O
Input Capacitance at Control
Pin
Input Capacitance at I/O Pin
TEST CIRCUIT
TEST
t
PLH
, t
PHL
t
PZL
, t
PLZ
t
PZH
, t
PHZ
C
L
= 50pF or equivalent (includes jig and probe capacitance)
R
L
= R
1
= 500Ω or equivalent
R
T
= Z
OUT
of pulse generator (typically 50Ω)
O
so
b
te
le
r
P
uc
od
s)
t(
bs
-O
et
l
o
P
e
od
r
s)
t(
uc
SWITCH
Open
7V
Open
5/9
京公网安备 11010802033920号
EEWORLD
