530PA114M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530PA114M000BG

530PA114M000BG: DescriptionCMOS Output Clock Oscillator, 114MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530PA114M000BG Overview

CMOS Output Clock Oscillator, 114MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530PA114M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	114 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Resistor-capacitance spark elimination circuit a

80W Class A and B power amplifier circuit

High quality stereo HI-FI combo amplifier 01

Cordless phone backup power diagram

Sine wave 02 with frequency range 0.1Hz~10kHz

Negative voltage output circuit diagram composed of LT108

stm32f429 based on LWIP transplantation tutorial or example under FreeRTOS system: I use the stm32f429 chip, have ported FreeRTOS, and have written many functions under this system. Now I want to add networking functions based on the current code. I am looking for a tutorial or exam...; xiaomei20111027 ARM Technology

Ask a very amateur question: I've been reading about digital electronics recently, and many questions are ambiguous. For example, in TTL inverter, there is a sentence that says "Since the collector loop resistance of T1 is the su...; tianshanzh Analog electronics

Selection of outstanding works from the National Undergraduate Electronic Design Competition Information Security Technology Invitational Competition: [i=s] This post was last edited by paulhyde on 2014-9-15 03:26 [/i] Selection of outstanding works from the 2008 National Undergraduate Electronic Design Competition Information Security Technology Sp...; open82977352 Electronics Design Contest

ALTERA FFT IP Core Data: [i=s] This post was last edited by paulhyde on 2014-9-15 03:11 [/i] ALTERA FFT IP core information...; fpga126 Electronics Design Contest

Working principle and function overview of photoelectric liquid level sensor and its dynamic diagram demonstration: Working principle: The photoelectric water level sensor contains a near-infrared light-emitting diode and a photosensitive receiver. The light emitted by the light-emitting diode is directed to the le...; 天阶山木 Industrial Control Electronics

UTStarcom's XV6700 smartphone enters the US market: [i=s] This post was last edited by jameswangsynnex on 2015-3-3 19:57 [/i] Today, at the International Consumer Electronics Show (CES) held in Las Vegas, VERIZON, the first company in the United States...; aifang Mobile and portable

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components