BUS-65142-480Z datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BUS-65142-480Z

BUS-65142-480Z: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, KOVAR, QIP-78; CategoryThe embedded processor and controller Microcontrollers and processors; File Size247KB，26 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BUS-65142-480Z Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, KOVAR, QIP-78

BUS-65142-480Z Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Data Device Corporation
Parts packaging code	QFP
package instruction	QIP, QUIP78B,1.5/1.7
Contacts	78
Reach Compliance Code	unknown
Address bus width	11
boundary scan	NO
maximum clock frequency	16 MHz
letter of agreement	MIL STD 1553
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	R-XQIP-P78
JESD-609 code	e0
low power mode	NO
Number of serial I/Os	2
Number of terminals	78
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	UNSPECIFIED
encapsulated code	QIP
Encapsulate equivalent code	QUIP78B,1.5/1.7
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5,-15 V
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	6.35 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	41.91 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

BU-65142 and BUS-65142 SERIES*

MIL-STD-1553 DUAL REDUNDANT

REMOTE TERMINAL HYBRID

DESCRIPTION

The BUS-65142 Series is a com-

plete dual redundant MIL-STD-

1553 Remote Terminal Unit (RTU).

The device is based upon two DDC

custom ICs, which includes two

monolithic bi-polar low power trans-

ceivers and one CMOS protocol

containing data buffers and timing

control logic. It supports all 13 mode

codes for dual redundant operation,

any combination of which can be ille-

galized.

Parallel data transfers are accom-

plished with a DMA type handshak-

ing, compatible with most CPU

types. Data transfers to/from mem-

ory are simplified by the latched

command word and word count out-

puts.

Error detection and recovery are

enhanced by BUS-65142 Series spe-

cial features. A 14-bit built-in-test

word register stores RTU information,

and sends it to the Bus Controller in

response to the Mode Command

Transmit Bit Word. The BUS-65142

Series performs continuous on-line

wraparound self-test, and provides

four error flags to the host CPU.

Inputs are provided for host CPU con-

trol of 6 bits of the RTU Status Word.

Its

small

hermetic

package,

-55°C to +125°C operating tempera-

ture range, and complete RTU opera-

tion make the BUS-65142 ideal for

most MIL-STD-1553 applications

requiring hardware or microprocessor

subsystems.

FEATURES

•

Complete Integrated Remote

Terminal Including:

–Dual Low-Power Transceivers

–Complete RT Protocol

•

Multiple Ordering Options;

+5V (Only), +5V/-15V, and +5V/-12V

•

Direct Interface to Systems With

No Processor

•

Radiation Tolerant Version

Available

•

Space Qualified Version Available

•

High Reliability Screening Available

(Note:

BUS-65142 is NOT recommended for new design, use BU-61703/05 Simple System RT for new designs.

BU-65142 is NOT recommended for new design, consult factory or local representative for more information)

DATA

BUS A

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

BUFFER

DB0-DB15

BUF ENA

DTREQ

DTGRT

DTACK

DTSTR

R/W

WATCHDOG

TIMEOUT

TRANSFER

CONTROLS

DATA

BUS B

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

CURRENT

WORD

COUNTER

PROTOCOL

SEQUENCER

AND

CONTROL

LOGIC

A0-A4

A5-A10

DAT/CMD

ILL CMD (ME)

SS REQ

ADBC

RT FLAG

SS BUSY

SS FLAG

MESS ERR

RT FAIL

HS FAIL

RTADD ERR

NBGT

INCMD

BITEN

STATEN

GBR

COMMAND

LATCH

RT ADDRESS

PARITY

STATUS

16 MHz CLOCK

ERROR FLAGS

TIMING FLAGS

DDC CUSTOM CHIP

FIGURE 1. BUS-65142 SERIES BLOCK DIAGRAM

1988, 1999 Data Device Corporation

Recommended Resources

Primary circuit diagram of a factory's power system

Reversible speed regulating circuit of DC motor that changes the direction of armature current

Voltage regulator circuit diagram for projection lamp

Reverse voltage protection circuit in RTD circuit

Basic circuit diagram of LM2941C

Computer motherboard circuit diagram 830_52

What embedded operating system are you using/will you use?: [i=s]This post was last edited by Xin Xin on 2015-2-10 23:23[/i] Let's talk about it. I am learning and testing FreeRTOS. The focus of the test is the real-time performance of multi-task switching. I ...; 辛昕 Embedded System

【Chinese subtitles】Gain and attenuation: Sallen-Key 101 Whiteboard Series. Analog Devices' Matt Duff explains gain and attenuation[media=x,500,375]http://v.youku.com/v_show/id_XNzkxOTUzMDc2.html[/media]...; 雨中 ADI Reference Circuit

Steve C.Cripps Beginner Amplifier Course: 作者：Steve C.Cripps出版社：Artech House 书名：RF Power Amplifiers for Wireless Communications1）Introduction 2）Linear Power Amplifier Design 3）Conventional High Efficiency Amplifier Modes 4）Class AB PAs at GHz ...; bootloader RF/Wirelessly

I am new to using Aver microcontroller and want to control 74HC595 to drive 32 LED lights!!!: I use Aver MCU to control 74HC595 to drive 32 LED lights. I want to make it into a running light. There are four 74HC595 in total, two light strips are connected in series, each 74HC595 controls 8 LED...; sew 51mcu

About DM9000 driver: RT, for high real-time performance, I want to rewrite the DM9000 driver under wince6.0, using the 6410 platform. According to the 6410 chip manual, the physical memory address corresponding to DM9000 ...; ywmcu9 Embedded System

Verifying FPGA Designs: Simulation, Emulation, or Just Chance?: I saw a news on this website: Verifying FPGA Design: Simulation, Emulation, or Luck? [url=https://www.eeworld.com.cn/FPGA/2009/0507/article_590_1.html]https://www.eeworld.com.cn/FPGA/2009/0507/article...; xiaoxin1 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components