530HA722M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530HA722M000DG

530HA722M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 722MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HA722M000DG Overview

CMOS/TTL Output Clock Oscillator, 722MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HA722M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	722 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Switching power supply constant current charger circuit diagram

Frequency division circuit diagram of Hall integrated component DN6839

μPD1913C (television, video recorder, audio equipment and toys) infrared remote control transmitter circuit

Kangfa brand EQF-98I electronic dimming desk lamp circuit diagram

Solid State Circuit Automotive Voltage Regulator

Carrier remote control alarm

Problem with CStatic in EVC (SetbitmapCStatic * pSat = (CStatic*)GetDlgItem(IDC_STATI): [color=#FF0000]Code under VC6:[/color] CStatic* pSat = (CStatic*)GetDlgItem(IDC_STATIC111); pSat->ModifyStyle(0,SS_BITMAP|SS_CENTERIMAGE); HBITMAP hBitmap = ::LoadBitmap(AfxGetApp() ->m_hInstance,MAKE...; news986 Embedded System

EEWORLD University Hall----MSP430 F5969 Kit Configuration and Reading Instructions: MSP430 F5969 kit configuration and reading instructions : https://training.eeworld.com.cn/course/104...; dongcuipin Talking

Question: WINCE6.0 dials successfully, but cannot open the web page: WINCE6.0 system connects to China Mobile via GPRS MODEM CMNET, and it can connect, and it can ping www.google.com, but it cannot open the webpage with IE. Using IPCONFIG to check, it is found that the...; whisky1020 Embedded System

Questions about RFID: I am a beginner in RFID. I just started using the host computer provided in the document to control the RFID module to read the data of the IC card. I have a question here. Can I set it to automatical...; 功夫 Wireless Connectivity

About the serial communication problem between 51 and PC: #include #define uchar unsigned char void delay(unsigned char t) { unsigned char y,z; for(y=110;y0;y--) for(z=t;z0;z--); } void Comint() //Initialize the serial port { TMOD=0x20; //Mode control word S...; yang_swust 51mcu

Getting Started with FPGA: Here are my notes when I was learning FPGA, I hope it will be useful in the future: After installing the software Quartus II, we also need to install the USB BLASTER (download cable) driver. The USB B...; xiemengguilin FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components