IS42S32200AL
512K Bits x 32 Bits x 4 Banks (64-MBIT)
Low Power SYNCHRONOUS DYNAMIC RAM
FEATURES
• Clock frequency: 125, 100 MHz
• Fully synchronous; all signals referenced to a
positive clock edge
• Internal bank for hiding row access/precharge
• Single 3.3V power supply
• LVTTL interface
• Programmable burst length
– (1, 2, 4, 8, full page)
• Programmable burst sequence:
Sequential/Interleave
• Self refresh modes
• 4096 refresh cycles every 64 ms
• Random column address every clock cycle
• Programmable
CS
latency (2, 3 clocks)
A
• Burst read/write and burst read/single write
operations capability
• Burst termination by burst stop and precharge
command
• Industrial temperature availability
• Package 400-mil 86-pin TSOP II
ISSI
PIN
CONFIGURATION
(
86-Pin TSOP (Type II)
VCC
I/O0
VCCQ
I/O1
I/O2
GNDQ
I/O3
I/O4
VCCQ
I/O5
I/O6
GNDQ
I/O7
NC
VCC
DQM0
WE
CAS
RAS
CS
NC
BA0
BA1
A10/AP
A0
A1
A2
DQM2
VCC
NC
I/O16
GNDQ
I/O17
I/O18
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
GND
I/O15
GNDQ
I/O14
I/O13
VCCQ
I/O12
I/O11
GNDQ
I/O10
I/O9
VCCQ
I/O8
NC
GND
DQM1
NC
NC
CLK
CKE
A9
A8
A7
A6
A5
A4
A3
DQM3
GND
NC
I/O31
VCCQ
I/O30
I/O29
GNDQ
I/O28
I/O27
VCCQ
I/O26
I/O25
GNDQ
I/O24
GND
®
ADVANCE INFORMATION
NOVEMBER 2001
OVERVIEW
ISSI
's 64Mb Synchronous DRAM IS42S32200AL is
organized as 524,288 bits x 32-bit x 4-bank for improved
performance. The synchronous DRAMs achieve high-speed
data transfer using pipeline architecture. All inputs and
outputs signals refer to the rising edge of the clock input.
PIN
DESCRIPTIONS
Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
Write Enable
VCCQ
I/O19
I/O20
GNDQ
I/O21
I/O22
VCCQ
I/O23
VCC
A0-A10
BA0, BA1
I/O0 to I/O31
CLK
CKE
CS
RAS
CAS
WE
Vcc
GND
Vcc
Q
GND
Q
NC
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
DQM0 to DQM3 Input/Output Mask
This document contains ADVANCE INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best
possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE
11/01/01
INFORMATION
Rev. 00C
1
IS42S32200AL
GENERAL
DESCRIPTION
ISSI
®
The 64Mb SDRAM is a high speed CMOS, dynamic
random-access memory designed to operate in 3.3V
memory systems containing 67,108,864 bits. Internally
configured as a quad-bank DRAM with a synchronous
interface. Each 16,777,216-bit bank is organized as 2,048
rows by 256 columns by 32 bits.
The 64Mb SDRAM includes an AUTO REFRESH MODE,
and a power-saving, power-down mode. All signals are
registered on the positive edge of the clock signal, CLK.
All inputs and outputs are LVTTL compatible.
The 64Mb SDRAM has the ability to synchronously burst
data at a high data rate with automatic column-address
generation, the ability to interleave between internal banks
to hide precharge time and the capability to randomly
change column addresses on each clock cycle during
burst access.
A self-timed row precharge initiated at the end of the burst
sequence is available with the AUTO PRECHARGE
function enabled. Precharge one bank while accessing one
of the other three banks will hide the precharge cycles and
provide seamless, high-speed, random-access operation.
SDRAM read and write accesses are burst oriented starting
at a selected location and continuing for a programmed
number of locations in a programmed sequence. The
registration of an ACTIVE command begins accesses,
followed by a READ or WRITE command. The ACTIVE
command in conjunction with address bits registered are
used to select the bank and row to be accessed (BA0, BA1
select the bank; A0-A10 select the row). The READ or
WRITE commands in conjunction with address bits reg-
istered are used to select the starting column location for
the burst access.
Programmable READ or WRITE burst lengths consist of
1, 2, 4 and 8 locations or full page, with a burst terminate
option.
FUNCTIONAL
BLOCK
DIAGRAM
CLK
CKE
CS
RAS
CAS
WE
DQM0-3
COMMAND
DECODER
&
CLOCK
GENERATOR
DATA IN
BUFFER
32
32
MODE
REGISTER
10
REFRESH
CONTROLLER
I/O 0-31
SELF
REFRESH
CONTROLLER
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
BA0
BA1
10
DATA OUT
BUFFER
32
32
Vcc/Vcc
Q
GND/GNDQ
REFRESH
COUNTER
2048
2048
2048
2048
ROW DECODER
MULTIPLEXER
MEMORY CELL
ARRAY
10
ROW
ADDRESS
LATCH
10
ROW
ADDRESS
BUFFER
BANK 0
SENSE AMP I/O GATE
COLUMN
ADDRESS LATCH
256
(x 32)
BANK CONTROL LOGIC
BURST COUNTER
COLUMN DECODER
COLUMN
ADDRESS BUFFER
2
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE
INFORMATION
Rev. 00C
11/01/01
IS42S32200AL
PIN
FUNCTIONS
Pin No.
25 to 27
60 to 66
24
Type
Input Pin
Function (In Detail)
ISSI
Address Inputs: A0-A10 are sampled during the ACTIVE
command (row-address A0-A10) and READ/WRITE command (A0-A7
with A10 defining auto precharge) to select one location out of the memory array
in the respective bank. A10 is sampled during a PRECHARGE command to
determine if all banks are to be precharged (A10 HIGH) or bank selected by
BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD
MODE REGISTER command.
Bank Select Address: BA0 and BA1 defines which bank the ACTIVE, READ,
WRITE or PRECHARGE command is being applied.
C S,
in conjunction with the
R S
and
W
forms the device command. See the
A
A
E,
"Command Truth Table" for details on device commands.
®
Symbol
A0-A10
BA0, BA1
CAS
CKE
22,23
18
67
Input Pin
Input Pin
Input Pin
The CKE input determines whether the CLK input is enabled. The next rising edge
of the CLK signal will be valid when is CKE HIGH and invalid when LOW. When
CKE is LOW, the device will be in either power-down mode, clock suspend mode,
or self refresh mode. CKE is an asynchronous input.
CLK is the master clock input for this device. Except for CKE, all inputs to this
device are acquired in synchronization with the rising edge of this pin.
The
C
input determines whether command input is enabled within the device.
S
Command input is enabled when
C
is LOW, and disabled with
C
is HIGH. The
S
S
device remains in the previous state when
C
is HIGH.
S
I/O0 to I/O15 are I/O pins. I/O through these pins can be controlled in byte units
using the DQM0-DQM3 pins
CLK
CS
68
20
Input Pin
Input Pin
I/O0 to
I/O31
2, 4, 5, 7, 8, 10,11,13
74,76,77,79,80,82,83,85
45,47,48,50,51,53,54,56
31,33,34,36,37,39,40,42
16,28,59,71
I/O Pin
DQM0
DQM3
Input Pin
DQMx control thel ower and upper bytes of the I/O buffers. In read mode,
the output buffers are place in a High-Z state. During a WRITE cycle the input data
is masked. When DQMx is sampled HIGH and is an input mask signal for write
accesses and an output enable signal for read accesses. I/O0 through I/O7 are
controlled by DQM0. I/O8 throughI/O15 are controlled by DQM1. I/O16 through I/
O23 are controlled by DQM2. I/O24 through I/O31 are controlled by DQM3.
R S,
in conjunction with
C S
and
W
forms the device command. See the
A
A
E,
"Command Truth Table" item for details on device commands.
W
in conjunction with
R S
and
C S,
forms the device command. See the
E,
A
A
"Command Truth Table" item for details on device commands.
V
CCQ
is the output buffer power supply.
V
CC
is the device internal power supply.
GND
Q
is the output buffer ground.
GND is the device internal ground.
RAS
WE
V
CCQ
V
CC
GND
Q
GND
19
17
3,9,35,41,49,55,25,81
1,15,29,43
6,12,32,38,46,52,78,84
44,58,72,86
Input Pin
Input Pin
Supply Pin
Supply Pin
Supply Pin
Supply Pin
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE
11/01/01
INFORMATION
Rev. 00C
3
IS42S32200AL
FUNCTION
(In Detail)
A0-A10 are address inputs sampled during the ACTIVE
(row-address A0-A10) and READ/WRITE command (A0-A7
with A10 defining auto PRECHARGE). A10 is sampled during
a PRECHARGE command to determine if all banks are to
be PRECHARGED (A10 HIGH) or bank selected by BA0,
BA1 (LOW). The address inputs also provide the op-code
during a LOAD MODE REGISTER command.
Bank Select Address (BA0 and BA1) defines which bank the
ACTIVE, READ, WRITE or PRECHARGE command is
being applied.
C S,
in conjunction with the
RAS
and
W
forms the
A
E,
device command. See the “Command Truth Table” for
details on device commands.
The CKE input determines whether the CLK input is
enabled. The next rising edge of the CLK signal will be
valid when is CKE HIGH and invalid when LOW. When
CKE is LOW, the device will be in either power-down
mode, CLOCK SUSPEND mode, or SELF-REFRESH
mode. CKE is an asynchronous input.
CLK is the master clock input for this device. Except for
CKE, all inputs to this device are acquired in synchroni-
zation with the rising edge of this pin.
The CS input determines whether command input is
enabled within the device. Command input is enabled
when CS is LOW, and disabled with CS is HIGH. The
device remains in the previous state when CS is HIGH. I
I/O0 through I/O7 are controlled by DQM0. I/O8 through
I/O15 are controlled by DQM1. I/O16 through I/O23 are
controlled by DQM2. I/O24 through I/O31 are controlled
by DQM3. In read mode, DQMx control the output buffer.
When DQMx is LOW, the corresponding buffer byte is
enabled, and when HIGH, disabled. The outputs go to the
HIGH Impedance State when DQMx is HIGH. This func-
tion corresponds to OE in conventional DRAMs. In write
mode, DQMx control the input buffer. When DQMx is
LOW, the corresponding buffer byte is enabled, and data
can be written to the device. When DQMx is HIGH, input
data is masked and cannot be written to the device.
RS,
in conjunction with
CAS
and
W
, forms the device
A
E
command. See the “Command Truth Table” item for
details on device commands.
W
, in conjunction with
RAS
and
CAS
, forms the device
E
command. See the “Command Truth Table” item for
details on device commands.
CQ
V
C
is the output buffer power supply.
V
C
is the device internal power supply.
C
G D
Q
is the output buffer ground.
N
GND is the device internal ground.
ISSI
READ
®
The READ command selects the bank from BA0, BA1
inputs and starts a burst read access to an active row.
Inputs A0-A7 provides the starting column location. When
A10 is HIGH, this command functions as an AUTO
PRECHARGE command. When the auto precharge is
selected, the row being accessed will be precharged at
the end of the READ burst. The row will remain open for
subsequent accesses when AUTO PRECHARGE is not
selected. DQ’s read data is subject to the logic level on
the DQM inputs two clocks earlier. When a given DQM
signal was registered HIGH, the corresponding DQ’s will
be High-Z two clocks later. DQ’s will provide valid data
when the DQM signal was registered LOW.
WRITE
A burst write access to an active row is initiated with the
WRITE command. BA0, BA1 inputs selects the bank, and
the starting column location is provided by inputs A0-A7.
Whether or not AUTO-PRECHARGE is used is deter-
mined by A10.
The row being accessed will be precharged at the end of
the WRITE burst, if AUTO PRECHARGE is selected. If
AUTO PRECHARGE is not selected, the row will remain
open for subsequent accesses.
A memory array is written with corresponding input data
on DQ’s and DQM input logic level appearing at the same
time. Data will be written to memory when DQM signal is
LOW. When DQM is HIGH, the corresponding data inputs
will be ignored, and a WRITE will not be executed to that
byte/column location.
PRECHARGE
The PRECHARGE command is used to deactivate the
open row in a particular bank or the open row in all banks.
BA0, BA1 can be used to select which bank is precharged
or they are treated as “Don’t Care”. A10 determined
whether one or all banks are precharged. After executing
this command, the next command for the selected banks(s)
is executed after passage of the period t
R
, which is the
P
period required for bank precharging. Once a bank has
been precharged, it is in the idle state and must be
activated prior to any READ or WRITE commands being
issued to that bank.
AUTO
PRECHARGE
The AUTO PRECHARGE function ensures that the
precharge is initiated at the earliest valid stage within a
burst. This function allows for individual-bank precharge
without requiring an explicit command. A10 to enables the
AUTO PRECHARGE function in conjunction with a spe-
cific READ or WRITE command. For each individual
READ or WRITE command, auto precharge is either
4
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE
INFORMATION
Rev. 00C
11/01/01
IS42S32200AL
enabled or disabled. AUTO PRECHARGE does not apply
except in full-page burst mode. Upon completion of the
READ or WRITE burst, a precharge of the bank/row that
is addressed is automatically performed.
ISSI
BURST
TERMINATE
COMMAND
®
AUTO
REFRESH
This command executes the AUTO REFRESH operation.
The row address and bank to be refreshed are automatically
generated during this operation. The stipulated period (t
R
)
C
is required for a single refresh operation, and no other
commands can be executed during this period. This com-
mand is executed at least 4096 times every 64ms. During
an AUTO REFRESH command, address bits are “Don’t
Care”. This command corresponds to CBR Auto-refresh.
The BURST TERMINATE command forcibly terminates
the burst read and write operations by truncating either
fixed-length or full-page bursts and the most recently
registered READ or WRITE command prior to the BURST
TERMINATE.
COMMAND
INHIBIT
COMMAND INHIBIT prevents new commands from being
executed. Operations in progress are not affected, apart
from whether the CLK signal is enabled
NO
OPERATION
SELF
REFRESH
During the SELF REFRESH operation, the row address to
be refreshed, the bank, and the refresh interval are
generated automatically internally. SELF REFRESH can
be used to retain data in the SDRAM without external
clocking, even if the rest of the system is powered down.
The SELF REFRESH operation is started by dropping the
CKE pin from HIGH to LOW. During the SELF REFRESH
operation all other inputs to the SDRAM become “Don’t
Care”.The device must remain in self refresh mode for a
A
minimum period equal to t
RS
or may remain in self refresh
mode for an indefinite period beyond that.The SELF-
REFRESH operation continues as long as the CKE pin
remains LOW and there is no need for external control of
any other pins.The next command cannot be executed
until the device internal recovery period (t
R
) has elapsed.
C
Once CKE goes HIGH, the NOP command must be
issued (minimum of two clocks) to provide time for the
completion of any internal refresh in progress. After the
self-refresh, since it is impossible to determine the ad-
dress of the last row to be refreshed, an AUTO-REFRESH
should immediately be performed for all addresses.
When
C
is low, the NOP command prevents unwanted
S
commands from being registered during idle or wait
states.
LOAD MODE REGISTER
During the LOAD MODE REGSITER command the mode
register is loaded from A0-A10. This command can only
be issued when all banks are idle.
ACTIVE
COMMAND
When the ACTIVE COMMAND is activated, BA0, BA1
inputs selects a bank to be accessed, and the address
inputs on A0-A10 selects the row. Until a PRECHARGE
command is issued to the bank, the row remains open for
accesses.
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE
11/01/01
INFORMATION
Rev. 00C
5
京公网安备 11010802033920号
EEWORLD
