DAC5682ZIRGCT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> converter> DAC5682ZIRGCT

DAC5682ZIRGCT: DescriptionDual-Channel, 16-Bit, 1.0-GSPS, 1x-4x Interpolating Digital-to-Analog Converter (DAC) 64-VQFN -40 to 85; CategoryAnalog mixed-signal IC converter; File Size4MB，66 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance; Related ProductsFound4parts with similar functions to DAC5682ZIRGCT

Stay tuned Parametric Compare

DAC5682ZIRGCT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DAC5682ZIRGCT	-	-	View	Buy Now

DAC5682ZIRGCT Overview

Dual-Channel, 16-Bit, 1.0-GSPS, 1x-4x Interpolating Digital-to-Analog Converter (DAC) 64-VQFN -40 to 85

DAC5682ZIRGCT Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	QFN
package instruction	VQFN-64
Contacts	64
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	1 week
Samacsys Description	Dual-Channel, 16-Bit, 1.0-GSPS, 1x-4x Interpolating Digital-to-Analog Converter (DAC)
Maximum analog output voltage	4.1 V
Minimum analog output voltage	2.5 V
Converter type	D/A CONVERTER
Enter bit code	OFFSET BINARY, 2\'S COMPLEMENT BINARY
Input format	PARALLEL, WORD
JESD-30 code	S-PQCC-N64
JESD-609 code	e4
length	9 mm
Maximum linear error (EL)	0.006%
Humidity sensitivity level	3
Number of digits	16
Number of functions	1
Number of terminals	64
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	HVQCCN
Encapsulate equivalent code	LCC64,.35SQ,20
Package shape	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260
power supply	1.8,3.3 V
Certification status	Not Qualified
Sampling rate	1000 MHz
Maximum seat height	1 mm
Nominal settling time (tstl)	0.0104 µs
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	9 mm
Base Number Matches	1

DAC5682ZIRGCT Related Products

	DAC5682ZIRGCT	DAC5682ZIRGCR
Description	Dual-Channel, 16-Bit, 1.0-GSPS, 1x-4x Interpolating Digital-to-Analog Converter (DAC) 64-VQFN -40 to 85	Dual-Channel, 16-Bit, 1.0-GSPS, 1x-4x Interpolating Digital-to-Analog Converter (DAC) 64-VQFN -40 to 85
Brand Name	Texas Instruments	Texas Instruments
Is it lead-free?	Lead free	Lead free
Is it Rohs certified?	conform to	conform to
Maker	Texas Instruments	Texas Instruments
Parts packaging code	QFN	QFN
package instruction	VQFN-64	VQFN-64
Contacts	64	64
Reach Compliance Code	compliant	compliant
Factory Lead Time	1 week	1 week
Maximum analog output voltage	4.1 V	4.1 V
Minimum analog output voltage	2.5 V	2.5 V
Converter type	D/A CONVERTER	D/A CONVERTER
Enter bit code	OFFSET BINARY, 2\'S COMPLEMENT BINARY	OFFSET BINARY, 2\'S COMPLEMENT BINARY
Input format	PARALLEL, WORD	PARALLEL, WORD
JESD-30 code	S-PQCC-N64	S-PQCC-N64
JESD-609 code	e4	e4
length	9 mm	9 mm
Maximum linear error (EL)	0.006%	0.006%
Humidity sensitivity level	3	3
Number of digits	16	16
Number of functions	1	1
Number of terminals	64	64
Maximum operating temperature	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	HVQCCN	HVQCCN
Encapsulate equivalent code	LCC64,.35SQ,20	LCC64,.35SQ,20
Package shape	SQUARE	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260	260
power supply	1.8,3.3 V	1.8,3.3 V
Certification status	Not Qualified	Not Qualified
Sampling rate	1000 MHz	1000 MHz
Maximum seat height	1 mm	1 mm
Nominal settling time (tstl)	0.0104 µs	0.0104 µs
Nominal supply voltage	3.3 V	3.3 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	NO LEAD	NO LEAD
Terminal pitch	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED
width	9 mm	9 mm
Base Number Matches	1	1

Recommended Resources

About the three-phase power grid measurement interface circuit diagram

350Ω bridge measurement amplifier circuit composed of AD524

Lights out method and merging line a

AC circuit of emitter coupled differential circuit

DC-DC conversion circuit 05

Tunnel diode monostable circuit

DAC5682ZIRGCT Similar Products

Part Number	Manufacturer	Description
DAC5682ZIRGCR	Texas Instruments(德州仪器)	Dual-Channel, 16-Bit, 1.0-GSPS, 1x-4x Interpolating Digital-to-Analog Converter (DAC) 64-VQFN -40 to 85
DAC5682ZIRGCTG4	Texas Instruments(德州仪器)	Digital to Analog Converters - DAC 16B 1GSPS Dual Inter polating DAC
DAC5682ZIRGCRG4	Texas Instruments(德州仪器)	Digital to Analog Converters - DAC 16B 1GSPS DAC
DAC5682ZIRGC25	Texas Instruments(德州仪器)	Digital to Analog Converters - DAC 16B,1.0 GSPS 2x-4x Interp DualCh DAC

I found some information about cameras and CSI2, but I wonder if they can be added to BB Black.: I wonder if I can add mobile phone camera applications to Beaglebone Black. I searched online and found that mobile phone camera modules are cheap and have high pixels, which are many times better tha...; azhiking DSP and ARM Processors

Application of Oscilloscope Frequency Domain Analysis in Power Supply Debugging: [color=rgb(51, 51, 51)][backcolor=rgb(255, 255, 255)][font=Arial, Helvetica, sans-serif, 宋体][size=12px]In the process of analyzing power supply noise, the classic method is to use an oscilloscope to o...; wstt Test/Measurement

64*64 dot matrix displays letters AZ numbers 0-9: When the user inputs letters and numbers, they will be displayed on the dot matrix. Please help with graduation thesis: Sad:...; 549311325 MCU

Normalize the coordinates: How to Normalize Coordinates in DSP...; lengfengchuiguo DSP and ARM Processors

Several issues in FPGA learning: 1. Basic issues The basis of FPGA is digital circuits and HDL language. For those who want to learn FPGA well, it is recommended to have a book on digital circuits by your bedside, no matter which ver...; sairvee FPGA/CPLD

What is the function of the TCP datagram header data offset parameter? I have read a lot of information but have not seen its usage.: Excuse me 1. The TCP datagram header is shown in Figure 1 below. What is the function of the data offset parameter? I have read a lot of information but have not seen its usage. How do I use it? 2. In...; 深圳小花 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components