530FC789M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FC789M000DGR

530FC789M000DGR: DescriptionLVDS Output Clock Oscillator, 789MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FC789M000DGR Overview

LVDS Output Clock Oscillator, 789MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FC789M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	789 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Household appliances remote control circuit

Water level detection control circuit circuit diagram

Clever use of LM386 as square wave generator circuit diagram

Water dispenser circuit diagram 03

Rice cooker circuit diagram 01

Boot when connected to the emulator: I'm using 28035 for SCI communication recently. After downloading to flash, it works fine when connected to the emulator, but when the emulator is removed, a certain bit error rate occurs.I have seen ...; ppsh Microcontroller MCU

Looking for relevant information on EEPROM design: I read Xia Yuwen's book and learned the design of EEPROM controller. I don't understand the code in the book very well. I want relevant information. The more detailed the better....; 超自然 FPGA/CPLD

MSP430 MCU application of timer, PWM, comparator: [size=4]1. The timer uses two modes: query and interrupt. Most logic chips have the ability to output 0 more than the ability to output 1. [/size] [size=4] [/size] [size=4](1) Query mode: TMSEL determ...; fish001 Microcontroller MCU

GSM module parameter setting problem?: The GSM module I use is EM310. Now the hardware circuit is not out yet, the company asked me to write the design first. I want to know, if I send the command step one: (AT%ETCPIP="dtu", "123"), regist...; shiftwu Embedded System

UP-NETS3C2410-S keyboard initialization code needs explanation: The UPNET2410-S keyboard of the Broadcom platform is controlled by MEGA8, and MEGA8 is connected to the IIC bus. [code] #define I2COWNER_ADDRESS (0x10>>1) #define MEGA8_I2CADDRESS (0x60) #define CMD_C...; chuanshuo898 Embedded System

ST microprocessor chip purchase consultation: If I want to buy microprocessor chips from ST (such as STM32F427 or STM32F437), where should I buy them? Are there any more formal agents? Please help me recommend:Sad:...; iarhust ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components