EEWORLDEEWORLDEEWORLD

Part Number

Search

342-000-002L999

Description
Fiber Optic Connector, 9/125um, Single Mode, Simplex,
CategoryThe connector    The connector   
File Size4MB,4 Pages
ManufacturerDiamond SA
Download Datasheet Parametric View All

342-000-002L999 Overview

Fiber Optic Connector, 9/125um, Single Mode, Simplex,

342-000-002L999 Parametric

Parameter NameAttribute value
MakerDiamond SA
Reach Compliance Codecompliant
Other featuresE-2000, LENGTH IN METERS UP TO 999
Connection TypeSIMPLEX
Connector typeFIBER OPTIC CONNECTOR
Coupling typeSNAP
DIN complianceNO
Fiber size9/125um
IEC complianceNO
Insertion loss0.4 dB
MIL complianceNO
modelSINGLE
Installation typeCABLE
OptionsGENERAL PURPOSE
The SMD CD4148 has developed a new packaging form.
[align=center][align=center][font=宋体][size=15pt]. [/size][/font][size=15pt][/size][/align][/align][align=left][align=left][b][font=宋体][size=14pt]I. Product Introduction [/size][/font][/b][b][size=14pt...
jackwellsun88 Power technology
My gluttonous embarrassing story: potatoes
I asked my mother: "Why are you buying so many potatoes?" My mother said: "To eat them. Have you forgotten that you fought with pigs for potatoes when you were a child?" I was shocked and quickly stop...
richiefang Talking
systick_config configuration issue for LPC11C14
Phenomenon: When the systick_config function is called in the main function, the program stops executing when it reaches the place where systick_config is called during debugging, and no error is repo...
xcyhere NXP MCU
[Urgent recruitment] Shanghai AGV famous company urgently recruits a large number of technical development talents with high salary
[align=left][color=rgb(51, 51, 51)][font=Arial][size=9.5pt][font=宋体]【[/font][/size][/font][/color][color=rgb(51, 51, 51)][font=宋体][size=9.5pt][font=宋体]Urgently hiring[/font][/size][/font][/color][colo...
西瓜籽 Recruitment
[FPGA Syntax Analysis] The execution order of statements in process
LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY DFF3 IS PORT(CLK,D1:IN STD_LOGIC; Q1:OUT STD_LOGIC); END; ARCHITECTURE bhv OF DFF3 IS SIGNAL A,B:STD_LOGIC; BEGIN PROCESS(CLK) BEGIN IF CLK'EVENT AND ...
eeleader FPGA/CPLD
TI ARROW High Reliability Product Solutions Seminar Handouts
Here are the seminar notes:...
老夫子 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1451  2267  2685  1088  1887  30  46  55  22  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号