EEWORLDEEWORLDEEWORLD

Part Number

Search

59132-F30-21-037LF

Description
Board Stacking Connector, 42 Contact(s), 2 Row(s), Male, Straight, 0.079 inch Pitch, Solder Terminal, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size141KB,2 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

59132-F30-21-037LF Overview

Board Stacking Connector, 42 Contact(s), 2 Row(s), Male, Straight, 0.079 inch Pitch, Solder Terminal, Black Insulator, Receptacle

59132-F30-21-037LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompliant
Other featuresROHS COMPLIANT
body width0.157 inch
subject depth0.146 inch
body length1.654 inch
Body/casing typeRECEPTACLE
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedGold (Au)
Contact point genderMALE
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
maximum insertion force1.7514 N
Insulator colorBLACK
insulator materialGLASS FILLED THERMOPLASTIC
JESD-609 codee4
Manufacturer's serial number59132
Plug contact pitch0.079 inch
Match contact row spacing0.079 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
PCB contact patternRECTANGULAR
PCB contact row spacing2.0066 mm
Plating thickness8u inch
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.118 inch
Terminal pitch2.0066 mm
Termination typeSOLDER
Total number of contacts42
PDM: Rev:G
STATUS:
Released
Printed: Oct 11, 2006
.
Software testing and software debugging, have you ever noticed the difference between them?
[i=s]This post was last edited by paulhyde on 2014-9-15 08:56[/i] The purpose of testing is to show the existence of errors, while the purpose of debugging is to find errors or the causes of errors th...
fish001 Electronics Design Contest
Some experience with VHDL
1. About ports VHDL defines 5 types of ports, namely In, Out, Inout, Buffer and Linkage. Only the first four are used in actual design. The use of In and Out ports is relatively simple. Here, we mainl...
eeleader FPGA/CPLD
Analysis of Magnetoresistor Compensation Circuit
Hello everyone! The attached picture is the temperature compensation circuit of the magnetoresistor. How should R1 and R2 be determined? How should this circuit be analyzed? ? Thank you!...
NICKY99 Analog electronics
In VHDL, what is the difference between behavior and behavioral?
In VHDL, what is the difference between behavior and behavioral? Thanks! ! ! !...
acetuo FPGA/CPLD
Humidity sensor selection
If the humidity sensor is used at different temperatures, its indication must also consider the influence of temperature drift. As we all know, relative humidity is a function of temperature, and temp...
qwqwqw2088 Analogue and Mixed Signal
Newbie reporting in, I have a small question about wiring!!
I learned that it is not possible to route at right angles, but I don't understand why. As shown in the figure, two lines on different routing layers form a right angle through a via. Compared with Fi...
Zed-Tang PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1517  1879  64  160  1448  31  38  2  4  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号