530UB1117M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530UB1117M00DGR

530UB1117M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1117MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UB1117M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1117MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UB1117M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1117 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Automatic watch anti-theft alarm circuit

Patient call alarm circuit

One of the thyristor voltage-regulated drying room temperature control circuits

Temperature stable oscillator.gif

Video signal box circuit

Implementation of analog circuit PWM

[Open Source] KT1025A may be the most comprehensive MP3 Bluetooth audio data transmission chip BT201 module solution: [i=s]This post was last edited by qyvhome on 2018-11-4 16:59[/i] I have been registered on the forum for a long time, and I don't usually have the opportunity to post technical questions for help. I j...; qyvhome MCU

About DM368's DEEPSLEEP settings: I want to use the deep sleep function of DM368. According to the introduction in section 12.5 of armsystem, I set DDR to self-refresh and configured deep sleep enable. I measured the SD card clock to ...; yanlong DSP and ARM Processors

keil for arm, the value saved in the address is correct, but the monitored variable value is incorrect?: I'm asking about stm32 programming. When calculating and assigning values to the local variable u32 in a function, the result in the register is correct in the assembly, and the value assigned to the ...; lzfmars stm32/stm8

【WIO Link Review】—by dql2016: [size=4][url=home.php?mod=space&uid=676625]@dql2016[/url] [/size][size=4] [/size][url=https://bbs.eeworld.com.cn/forum.php?mod=viewthread&tid=567688&highlight=wio%2Blink][size=4]【WIO Link Review】Unbox...; okhxyyo RF/Wirelessly

EEWORLD University Hall----Live Replay: Microchip Security Series 13 - Anti-counterfeiting Protection for Disposable Products: Live Replay: Microchip Security Series 13 - Anti-Counterfeiting Protection for Disposable Products : https://training.eeworld.com.cn/course/6094...; hi5 Integrated technical exchanges

mpu9250 data reading: How to use PC to debug mpu9250 serial port? It is not convenient to debug with single chip microcomputer. Has anyone used it? Please share your experience and attach the document....; lehuijie Test/Measurement

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components