MT88E45BN datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> MT88E45BN

MT88E45BN: DescriptionTelephone Circuit, CMOS, PDSO20; CategoryWireless rf/communication Telecom circuit; File Size991KB，30 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric Compare View All

MT88E45BN Overview

Telephone Circuit, CMOS, PDSO20

MT88E45BN Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Microsemi
Parts packaging code	SSOP
Contacts	20
Reach Compliance Code	unknown
JESD-30 code	R-PDSO-G20
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Encapsulate equivalent code	SSOP20,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
power supply	3/5 V
Certification status	Not Qualified
Maximum slew rate	8 mA
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL

Preview

Download Datasheet

View All

MT88E45

4-Wire Calling Number Identification

Circuit 2 (4-Wire CNIC2)

Data Sheet

Features

•

Compatible with:

•

Bellcore GR-30-CORE, SR-TSV-002476,

ANSI/TIA/EIA-716, TIA/EIA-777;

ETSI ETS 300 778-1 (FSK only variant) & -2;

BT (British Telecom) SIN227 & SIN242

MT88E45BN

MT88E45BS

MT88E45BSR

MT88E45BNR

MT88E45BN1

MT88E45BNR1

MT88E45BS1

MT88E45BSR1

Ordering Information

Tubes

Tape & Reel

Tubes

Tape & Reel,

Bake & Drypack

20 Pin SOIC*

Tubes, Bake & Drypack

20 Pin SOIC*

Tubes, Bake & Drypack

*Pb Free Matte Tin

-40°C to +85°C

SSOP

SOIC

SSOP

SSOP*

June 2006

Bellcore ‘CPE Alerting Signal’ (CAS), ETSI ‘Dual

Tone Alerting Signal’ (DT-AS), BT Idle State and

Loop State ‘Tone Alert Signal’ detection

1200 baud Bell 202 and CCITT V.23 FSK

demodulation

Separate differential input amplifiers with

adjustable gain for Tip/Ring and telephone hybrid

or speech IC connections

Selectable 3-wire FSK data interface (bit stream

or 1 byte buffer)

Facility to monitor the stop bit for framing error

check

FSK Carrier detect status output

3 to 5V +/- 10% supply voltage

Uses 3.579545 MHz crystal or ceramic resonator

Low power CMOS with power down

•

Applications

•

Bellcore CID (Calling Identity Delivery) and

CIDCW (Calling Identity Delivery on Call Waiting)

telephones and adjuncts

ETSI, BT CLIP (Calling Line Identity Presentation)

and CLIP with Call Waiting telephones and

adjuncts

Fax and answering machines

Computer Telephony Integration (CTI) systems

•

FSKen+Tip/Ring CASen

IN1+

IN1-

GS1

IN2+

IN2-

GS2

REF

Bias

Generator

PWDN

Oscillator

Hybrid CASen

MODE

FSKen

PWDN

CASen

MODE

FSK

Bandpass

FSKen

CASen

2130Hz

Bandpass

2750Hz

Bandpass

Mux

Carrier

Detector

STD

Tone

Detection

Algorithm

Guard

Time

FSK

Demodulator

Data Timing

Recovery

DATA

DCLK

DR/STD

PWDN

Anti-Alias

Filter

PWDN

ST/GT

EST

Vdd

Vss

Control Bit

Decode

CASen

CB0 CB1 CB2

OSC1

OSC2

Figure 1 - Functional Block Diagram

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

MT88E45

Pin Description

Pin # Name

DATA

Description

Data Sheet

3-wire FSK Interface Data (CMOS Output).

Mark frequency corresponds to logical 1. Space

frequency corresponds to logical 0.

In mode 0 (when the CB0 pin is logic low) the FSK serial bit stream is output to the DATA pin

directly.

In mode 1 (when the CB0 pin is logic high) the start bit is stripped off, the data byte and the trailing

stop bit are stored in a 9 bit buffer. At the end of each word signalled by the DR/STD pin, the

microcontroller should shift the byte out onto the DATA pin by applying 8 read pulses to the DCLK

pin. A 9th DCLK pulse will shift out the stop bit for framing error checking.

DR/STD

3-wire FSK Interface Data Ready/CAS Detection Delayed Steering (CMOS Output).

Active

low.

When FSK demodulation is enabled via the CB1 and CB2 pins this pin is the Data Ready output.

It denotes the end of a word. In both FSK interface modes 0 and 1, it is normally hi and goes low

for half a bit time at the end of a word. But in mode 1 if DCLK starts during DR low, the first rising

edge of the DCLK input will return DR to high. This feature allows an interrupt requested by a low

going DR to be cleared upon reading the first DATA bit.

When CAS detection is enabled via the CB1 and CB2 pins this pin is the Delayed Steering output.

It goes low to indicate that a time qualified CAS has been detected.

EST

CAS Detection Early Steering (CMOS Output).

Active high. This pin is the raw CAS detection

output. It goes high to indicate the presence of a signal meeting the CAS accept frequencies and

signal level. It is used in conjunction with the ST/GT pin and external components to time qualify

the detection to determine whether the signal is a real CAS.

ST/GT

CAS Detection Steering/Guard Time (CMOS Output/Analog Input).

It is used in conjunction

with the EST pin and external components to time qualify the detection to determine whether the

signal is a real CAS.

A voltage greater than V

TGt

at this pin causes the MT88E45B to indicate that a CAS has been

detected by asserting the DR/STD pin low. A voltage less than V

TGt

frees up the MT88E45B to

accept a new CAS and returns DR/STD to high.

Carrier Detect (CMOS Output).

Active low.

A logic low indicates that an FSK signal is present. A time hysteresis is provided to allow for

momentary signal discontinuity. The demodulated FSK data is ignored by the MT88E45B until

carrier detect has been activated.

Positive power supply.

Control Bit 1 (CMOS Input).

Together with CB2 this pin selects the MT88E45B’s functionality

between FSK demodulation, Tip/Ring CAS detection and Hybrid CAS detection.

When CB0 is high and CB1, CB2 are both low the MT88E45B is put into a power down state

consuming minimal power supply current. See Tables 1 and 2.

Control Bit 2 (CMOS Input).

Together with CB1 this pin selects the MT88E45B’s functionality

between FSK demodulation, Tip/Ring CAS detection and Hybrid CAS detection.

When CB0 is high and CB1, CB2 are both low the MT88E45B is put into a power down state

consuming minimal power supply current. See Tables 1 and 2.

Hybrid Gain Select (Output).

This is the output of the hybrid receive connection op-amp. The op-

amp should be used to connect the MT88E45B to the telephone hybrid or speech IC receive pair.

The hybrid receive signal can be amplified or attenuated at GS2 via selection of the feedback

resistor between GS2 and IN2-. When the CPE is off-hook CAS detection of the GS2 signal

should be enabled via the CB1 and CB2 pins. See Tables 1 and 2.

Hybrid Op-amp Inverting (Input).

Hybrid Op-amp Non-Inverting (Input).

Vdd

CB1

CB2

GS2

IN2-

IN2+

Zarlink Semiconductor Inc.

MT88E45BN Related Products

	MT88E45BN	MT88E45BSR1	MT88E45BNR1	MT88E45BS1	MT88E45BS	MT88E45BSR	MT88E45BNR
Description	Telephone Circuit, CMOS, PDSO20	IC cnic cidCW cid 20soic	IC cnic cidCW cid 20ssop	IC cnic cidCW cid 20soic	Telephone Circuit, CMOS, PDSO20	Telephone Circuit, CMOS, PDSO20	Telephone Circuit, CMOS, PDSO20
Is it Rohs certified?	incompatible	conform to	conform to	conform to	incompatible	incompatible	incompatible
Maker	Microsemi	Microsemi	Microsemi	Microsemi	Microsemi	Microsemi	Microsemi
Parts packaging code	SSOP	SOIC	SSOP	SOIC	SOIC	SOIC	SSOP
Contacts	20	20	20	20	20	20	20
Reach Compliance Code	unknown	compliant	compliant	compliant	unknown	unknown	unknown
JESD-30 code	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20
Number of terminals	20	20	20	20	20	20	20
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SSOP	SOP	SSOP	SOP	SOP	SOP	SSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
surface mount	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.635 mm	1.27 mm	0.65 mm	1.27 mm	1.27 mm	1.27 mm	0.635 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Is it lead-free?	Contains lead	-	Lead free	-	Contains lead	Contains lead	-
Encapsulate equivalent code	SSOP20,.3	-	SSOP20,.3	-	SOP20,.4	SOP20,.4	SSOP20,.3
power supply	3/5 V	-	3/5 V	-	3/5 V	3/5 V	3/5 V
Maximum slew rate	8 mA	-	8 mA	-	8 mA	8 mA	8 mA

Recommended Resources

Split air conditioner circuit-indoor

Revolution or pitch counting circuit

DT16-28 rough boring electrical schematic circuit (1)

Computer motherboard circuit diagram 440LX2_19

Switching power supply high voltage constant current source circuit diagram

Touch on/off electronic switch circuit

MLX90614 infrared temperature sensor manual and forehead temperature gun MCU reference design: Digital / analog type , providing solution architecture based on the best MCU, and physical debugging needs to be controlled by customers themselves . MLX90614 Infrared Temperature Sensor Chinese Manu...; beiC MCU

raw_queue_create and my needs: Why does raw_queue_create not have the size of the elements in the queue? I am now converting USB to CAN. I plan to open a linked list. The linked list element is a structure I defined myself, and the...; snikeguo Embedded System

The problem of msp launchpad interruption: #include "io430.h" void Key_init(void) { // P1REN |= BIT3; //Turn on pull-up. There is no pull-up resistor on the circuit board. The trigger edge is from high level to low level P1IES |= BIT3; //Selec...; Geniesharp Microcontroller MCU

How to enable ADC group and DMA in STM32F030: I can enable DMA acquisition with STM32F030 single channel ADC, but don't know how to make multiple channels into a group to acquire using DMA...; bigbat stm32/stm8

Application of PLC and frequency converter in automatic control system of dry coke quenching locomotive: Characteristics and methods of applying PLC and frequency converter in automatic control system of CDQ electric locomotive...; frozenviolet Automotive Electronics

Looking for a 51 single-chip peripheral wireless communication circuit: I want to use 51 and single chip microcomputer, ARM, PC communication, any good suggestions, or circuits?...; cycloneL 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components