D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
Precision Rail-to-Rail
Input and Output Operational Amplifiers
OP184/OP284/OP484
FEATURES
Single-supply operation
Wide bandwidth: 4 MHz
Low offset voltage: 65 μV
Unity-gain stable
High slew rate: 4.0 V/ μs
Low noise: 3.9 nV/√Hz
PIN CONFIGURATIONS
DNC
–IN A
+IN A
V–
1
2
OP184
–
8
7
6
NC
V+
OUT A
DNC
3
+
4
TOP VIEW
(Not to Scale)
5
APPLICATIONS
Battery-powered instrumentation
Power supply control and protection
Telecommunications
DAC output amplifier
ADC input buffer
NOTES
1. NC = NO CONNECT
2. DNC = DO NOT CONNECT
Figure 1. 8-Lead SOIC (S-Suffix)
OP284
OUT A
–IN A
+IN A
V–
1
2
3
4
8
7
6
5
V+
OUT B
–IN B
00293-002
GENERAL DESCRIPTION
The
OP184/OP284/OP484
are single, dual, and quad single-supply,
4 MHz bandwidth amplifiers featuring rail-to-rail inputs and
outputs. They are guaranteed to operate from 3 V to 36 V (or
±1.5 V to ±18 V).
These amplifiers are superb for single-supply applications requiring
both ac and precision dc performance. The combination of wide
bandwidth, low noise, and precision makes the OP184/OP284/
OP484 useful in a wide variety of applications, including filters
and instrumentation.
Other applications for these amplifiers include portable telecom-
munications equipment, power supply control and protection,
and use as amplifiers or buffers for transducers with wide output
ranges. Sensors requiring a rail-to-rail input amplifier include
Hall effect, piezoelectric, and resistive transducers.
The ability to swing rail-to-rail at both the input and output
enables designers to build multistage filters in single-supply
systems and to maintain high signal-to-noise ratios.
The OP184/OP284/OP484 are specified over the hot extended
industrial temperature range of −40°C to +125°C. The single
OP184 is available in 8-lead SOIC surface mount packages. The
dual OP284 is available in 8-lead PDIP and SOIC surface mount
packages. The quad OP484 is available in 14-lead PDIP and
14-lead, narrow-body SOIC packages.
Table 1. Low Noise Op Amps
Voltage Noise
Single
Dual
Quad
Rev. J
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
+IN B
TOP VIEW
(Not to Scale)
Figure 2. 8-Lead PDIP (P-Suffix)
8-Lead SOIC (S-Suffix)
OUT A
–IN A
+IN A
V+
+IN B
–IN B
OUT B
OUT D
–IN D
+IN D
V–
+IN C
00293-003
1
2
3
4
5
6
7
14
13
OP484
TOP VIEW
(Not to Scale)
12
11
10
9
8
–IN C
OUT C
Figure 3. 14-Lead PDIP (P-Suffix)
14-Lead Narrow-Body SOIC (S-Suffix)
0.9 nV
AD797
1.1 nV
AD8597
AD8599
1.8 nV
ADA4004-1
ADA4004-2
ADA4004-4
2.8 nV
AD8675/ADA4075-2
AD8676
3.2 nV
OP27
OP270
OP470
3.8 nV
AD8671
AD8672
AD8674
00293-001
3.9 nV
OP184
OP284
OP484
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
www.analog.com
Tel: 781.329.4700
Fax: 781.461.3113 ©1996–2011 Analog Devices, Inc. All rights reserved.
OP184/OP284/OP484
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Pin Configurations ........................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Electrical Characteristics ............................................................. 3
Absolute Maximum Ratings ............................................................ 6
Thermal Resistance ...................................................................... 6
ESD Caution .................................................................................. 6
Typical Performance Characteristics ............................................. 7
Applications Information .............................................................. 14
Functional Description .............................................................. 14
Input Overvoltage Protection ................................................... 14
Output Phase Reversal ............................................................... 15
Designing Low Noise Circuits in Single-Supply Applications
....................................................................................................... 15
Overdrive Recovery ................................................................... 16
Single-Supply, 3 V Instrumentation Amplifier ...................... 16
2.5 V Reference from a 3 V Supply .......................................... 17
5 V Only, 12-Bit DAC Swings Rail-to-Rail ............................. 17
High-Side Current Monitor ...................................................... 18
Capacitive Load Drive Capability ............................................ 18
Low Dropout Regulator with Current Limiting..................... 19
3 V, 50 Hz/60 Hz Active Notch Filter with False Ground ..... 20
Outline Dimensions ....................................................................... 21
Ordering Guide .......................................................................... 23
REVISION HISTORY
4/11—Rev. I to Rev J
Change to Figure 27 ....................................................................... 10
10/10—Rev. H to Rev I
Change to Output Characteristics, Output Voltage High
Parameter, Table 2............................................................................. 3
Change to Output Characteristics, Output Voltage High
Parameter, Table 3............................................................................. 4
7/10—Rev. G to Rev. H
Added Table 1.................................................................................... 1
2/09—Rev. F to Rev. G
Change to Large Signal Voltage Gain, Table 3 .............................. 5
Updated Outline Dimensions ....................................................... 21
Changes to Ordering Guide .......................................................... 22
9/08—Rev. E to Rev. F
Changes to General Description .................................................... 1
Changes to Figure 4 .......................................................................... 6
Changes to Low Dropout Regulator with Current Limiting .... 20
7/08—Rev. D to Rev. E
Changes to Figure 1 .......................................................................... 1
Changes to Figure 12 ........................................................................ 8
Changes to Figure 36 and Figure 37............................................. 12
Changes to Designing Low Noise Circuits in Single-Supply
Applications Section ....................................................................... 15
Updated Outline Dimensions ....................................................... 21
Changes to Ordering Guide .......................................................... 22
4/06—Rev. C to Rev. D
Changes to Table 1.............................................................................3
Changes to Table 2.............................................................................4
Changes to Table 3.............................................................................5
Deleted Reference to
1993 System Applications Guide
.............. 15
3/06—Rev. B to Rev. C
Changes to Figure 1 Caption............................................................1
Changes to Table 1.............................................................................3
Changes to Table 2.............................................................................4
Changes to Table 3.............................................................................5
Changes to Table 4.............................................................................6
Changes to Figure 5 through Figure 9 ............................................7
Changes to Functional Description Section ............................... 14
Deleted SPICE Macro Model ........................................................ 21
Updated Outline Dimensions ....................................................... 21
Changes to Ordering Guide .......................................................... 22
9/02—Rev. A to Rev. B
Changes to Pin Configurations .......................................................1
Changes to Specifications, Input Bias Current Maximum ..........2
Changes to Ordering Guide .............................................................5
Updated Outline Dimensions ....................................................... 19
6/02—Rev. 0 to Rev. A
10/96—Revision 0: Initial Version
Rev. J | Page 2 of 24
OP184/OP284/OP484
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
V
S
= 5.0 V, V
CM
= 2.5 V, T
A
= 25°C, unless otherwise noted.
Table 2.
Parameter
INPUT CHARACTERISTICS
Offset Voltage, OP184/OP284E Grade
1
Offset Voltage, OP184/OP284F Grade
Offset Voltage, OP484E Grade
Offset Voltage, OP484F Grade
Input Bias Current
Input Offset Current
Input Voltage Range
Common-Mode Rejection Ratio
Large Signal Voltage Gain
Bias Current Drift
OUTPUT CHARACTERISTICS
Output Voltage High
Output Voltage Low
Output Current
POWER SUPPLY
Power Supply Rejection Ratio
Supply Current/Amplifier
Supply Voltage Range
DYNAMIC PERFORMANCE
Slew Rate
Settling Time
Gain Bandwidth Product
Phase Margin
NOISE PERFORMANCE
Voltage Noise
Voltage Noise Density
Current Noise Density
1
Symbol
V
OS
Conditions
Min
Typ
Max
65
165
125
350
75
175
150
450
450
600
50
50
5
Unit
μV
μV
μV
μV
μV
μV
μV
μV
nA
nA
nA
nA
V
dB
dB
V/mV
V/mV
pA/°C
V
mV
mA
dB
mA
V
V/µs
µs
MHz
Degrees
μV p-p
nV/√Hz
pA/√Hz
−40°C ≤ T
A
≤ +125°C
1
V
OS
−40°C ≤ T
A
≤ +125°C
V
OS
–40°C ≤ T
A
≤ +125°C
V
OS
–40°C ≤ T
A
≤ +125°C
I
B
–40°C ≤ T
A
≤ +125°C
I
OS
–40°C ≤ T
A
≤ +125°C
CMRR
A
VO
ΔI
B
/ΔT
V
OH
V
OL
I
OUT
PSRR
I
SY
V
S
SR
t
S
GBP
Φ
M
e
n
p-p
e
n
i
n
I
L
= 1.0 mA
I
L
= 1.0 mA
4.80
V
CM
= 0 V to 5 V
V
CM
= 1.0 V to 4.0 V, −40°C ≤ T
A
≤ +125°C
R
L
= 2 kΩ, 1 V ≤ V
O
≤ 4 V
R
L
= 2 kΩ, −40°C ≤ T
A
≤ +125°C
0
60
86
50
25
2
60
1
1
240
150
125
±6.5
V
S
= 2.0 V to 10 V, −40°C ≤ T
A
≤ +125°C
V
O
= 2.5 V, −40°C ≤ T
A
≤ +125°C
76
3
1.45
36
2.4
2.5
3.25
45
0.3
3.9
0.4
R
L
= 2 kΩ
To 0.01%, 1.0 V step
1.65
0.1 Hz to 10 Hz
f = 1 kHz
Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
Rev. J | Page 3 of 24
OP184/OP284/OP484
V
S
= 3.0 V, V
CM
= 1.5 V, T
A
= 25°C, unless otherwise noted.
Table 3.
Parameter
INPUT CHARACTERISTICS
Offset Voltage, OP184/OP284E Grade
1
Offset Voltage, OP184/OP284F Grade
Offset Voltage, OP484E Grade
Offset Voltage, OP484F Grade
Input Bias Current
Input Offset Current
Input Voltage Range
Common-Mode Rejection Ratio
OUTPUT CHARACTERISTICS
Output Voltage High
Output Voltage Low
POWER SUPPLY
Power Supply Rejection Ratio
Supply Current/Amplifier
DYNAMIC PERFORMANCE
Gain Bandwidth Product
NOISE PERFORMANCE
Voltage Noise Density
1
Symbol
V
OS
Conditions
Min
Typ
Max
65
165
125
350
100
200
150
450
450
600
50
3
Unit
μV
μV
μV
μV
μV
μV
μV
μV
nA
nA
nA
V
dB
dB
V
mV
dB
mA
MHz
nV/√Hz
−40°C ≤ T
A
≤ +125°C
1
V
OS
−40°C ≤ T
A
≤ +125°C
V
OS
–40°C ≤ T
A
≤ +125°C
V
OS
–40°C ≤ T
A
≤ +125°C
I
B
I
OS
CMRR
−40°C ≤ T
A
≤ +125°C
−40°C ≤ T
A
≤ +125°C
V
CM
= 0 V to 3 V
V
CM
= 0 V to 3 V, −40°C ≤ T
A
≤ +125°C
I
L
= 1.0 mA
I
L
= 1.0 mA
V
S
= ±1.25 V to ±1.75 V
V
O
= 1.5 V, −40°C ≤ T
A
≤ +125°C
0
60
56
2.80
60
1
1
V
OH
V
OL
PSRR
I
SY
GBP
e
n
125
76
1.35
3
f = 1 kHz
3.9
Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
Rev. J | Page 4 of 24
京公网安备 11010802033920号
EEWORLD
