Changes to Ordering Guide .......................................................... 25
9/08—Rev. 0 to Rev. A
Delete QFN Endnote ..................................................... Throughout
Changes to Ordering Guide .......................................................... 24
8/07—Revision 0: Initial Version
Rev. B | Page 2 of 28
AD7980
SPECIFICATIONS
VDD = 2.5 V, VIO = 2.3 V to 5.5 V, V
REF
= 5 V, T
A
= –40°C to +125°C, unless otherwise noted.
Table 2.
Parameter
RESOLUTION
ANALOG INPUT
Voltage Range
Absolute Input Voltage
Analog Input CMRR
Leakage Current @ 25°C
Input Impedance
ACCURACY
No Missing Codes
Differential Linearity Error
Integral Linearity Error
Transition Noise
Gain Error, T
MIN
to T
MAX2
Gain Error Temperature Drift
Zero Error, T
MIN
to T
MAX2
Zero Temperature Drift
Power Supply Sensitivity
THROUGHPUT
Conversion Rate
Transient Response
AC ACCURACY
Dynamic Range
Oversampled Dynamic Range
Signal-to-Noise Ratio, SNR
Spurious-Free Dynamic Range, SFDR
Total Harmonic Distortion, THD
Signal-to-(Noise + Distortion), SINAD
Conditions
Min
16
0
−0.1
−0.1
A Grade
Typ
Max
Min
16
0
−0.1
−0.1
B Grade
Typ
Max
Unit
Bits
V
V
V
dB
nA
IN+ − IN−
IN+
IN−
f
IN
= 100 kHz
Acquisition phase
V
REF
V
REF
+ 0.1
+0.1
V
REF
V
REF
+ 0.1
+0.1
60
1
See the
Analog Input section
16
−1.0
−2.5
60
1
See the
Analog Input section
16
−0.9
−1.25
REF = 5 V
REF = 2.5 V
REF = 5 V
REF = 2.5 V
REF = 5 V
REF = 2.5 V
−1.0
VDD = 2.5 V
5%
VIO ≥ 2.3 V up to 85°C, VIO ≥
3.3 V above 85°C up to 125°C
Full-scale step
V
REF
= 5 V
V
REF
= 2.5 V
f
O
= 10 kSPS
f
IN
= 10 kHz, V
REF
= 5 V
f
IN
= 10 kHz, V
REF
= 2.5 V
f
IN
= 10 kHz
f
IN
= 10 kHz
f
IN
= 10 kHz, V
REF
= 5 V
f
IN
= 10 kHz, V
REF
= 2.5 V
0
±0.5
±0.7
±1.5
±1.65
0.75
1.2
±2
±0.35
±0.08
0.54
±0.1
+2.0
+2.5
+1.0
−0.5
±0.4
±0.55
±0.6
±0.65
0.6
1.0
±2
±0.35
±0.08
0.54
±0.1
+0.9
+1.25
+0.5
Bits
LSB
1
LSB
1
LSB
1
LSB
1
LSB
1
LSB
1
LSB
1
ppm/°C
mV
ppm/°C
LSB
1
MSPS
ns
dB
3
dB
3
dB
3
dB
3
dB
3
dB
3
dB
3
dB
3
dB
3
1
290
91
86
110
90
85.5
−103.5
−101
90.5
86.0
0
1
290
92
87
111
91
86.5
−110
−114
91.5
87.0
90
1
2
LSB means least significant bit. With the 5 V input range, 1 LSB is 76.3 μV.
See the Terminology section. These specifications include full temperature range variation, but not the error contribution from the external reference.
3
All specifications in dB are referred to a full-scale input FSR. Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.
Rev. B | Page 3 of 28
AD7980
VDD = 2.5 V, VIO = 2.3 V to 5.5 V, V
REF
= 5 V, T
A
= –40°C to +125°C, unless otherwise noted.
Table 3.
Parameter
REFERENCE
Voltage Range
Load Current
SAMPLING DYNAMICS
−3 dB Input Bandwidth
Aperture Delay
DIGITAL INPUTS
Logic Levels
V
IL
V
IH
V
IL
V
IH
I
IL
I
IH
DIGITAL OUTPUTS
Data Format
Pipeline Delay
V
OL
V
OH
POWER SUPPLIES
VDD
VIO
VIO Range
Standby Current
1, 2
Power Dissipation
Conditions
Min
2.4
1 MSPS, REF = 5 V
330
10
2.0
Typ
Max
5.1
Unit
V
μA
MHz
ns
VDD = 2.5 V
VIO > 3V
VIO > 3V
VIO ≤ 3V
VIO ≤ 3V
–0.3
0.7 × VIO
–0.3
0.9 × VIO
−1
−1
0.3 × VIO
VIO + 0.3
0.1 × VIO
VIO + 0.3
+1
+1
V
V
μA
μA
μA
I
SINK
= 500 μA
I
SOURCE
= −500 μA
Serial 16 bits straight binary
Conversion results available immediately
after completed conversion
0.4
VIO − 0.3
2.375
2.3
1.8
2.5
2.625
5.5
5.5
V
V
V
V
V
nA
μW
mW
mW
nJ/sample
°C
Specified performance
VDD and VIO = 2.5 V, 25°C
10 kSPS throughput
1 MSPS throughput, B Grade
1 MSPS throughput, A Grade
Energy per Conversion
TEMPERATURE RANGE
3
Specified Performance
1
2
0.35
70
7.0
7.0
7.0
−40
9.0
10
T
MIN
to T
MAX
+125
With all digital inputs forced to VIO or GND as required.
10510 The largest one I have ever seen is a 17-chip FPGA, and the 16-chip one is the largest Virtex-5 LX330. Can you imagine such a board? Is it shocking? [/font][size=10.5pt][/size][/size] [size=10.5...
Arrow SoC Kit Each kit includes: Altera cyclone V SOC includes: Built-in dual-core ARM Cortex-A9; 110K LE programmable logic resources High-speed expansion interface (HSMC), and support for 3.125G hig...
[b]Book Introduction of "Standard Tutorial for Embedded Linux Application Development": [/b] [color=#333333][font=Helvetica, Tahoma, Arial, sans-serif]It is mainly divided into three parts, including ...
I am designing a network speed test tool recently, which uses an embedded platform and is integrated into an app. Now I have two questions: 1. Should I use TCP or UDP to test network delay? 2. How to ...
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
