531PA34M0000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531PA34M0000BGR

531PA34M0000BGR: DescriptionCMOS Output Clock Oscillator, 34MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531PA34M0000BGR Overview

CMOS Output Clock Oscillator, 34MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531PA34M0000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	34 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

TA7269P power amplifier circuit diagram

HT-691/HT-694/HT-611/HT-614/HT-651/HT-658 Electric line-b

Width-adjustable switching regulated power supply circuit diagram controlled by WS157

Simple water level control

Variable pulse width generator circuit diagram up to 12.85MHZ

555 voltage control duty cycle circuit

Xiaozhi Science Popularization丨How to Correctly Understand Power Supply Ripple and Noise: The test of power supply noise and ripple is a topic that every hardware engineer cannot avoid. Therefore, it is particularly important to correctly distinguish ripple and noise and use efficient meth...; NGI123 Test/Measurement

Find the maximum voltage stress of the diode when it is working: Find the maximum voltage stress when the diode is working at 14V, 18V, and 24V to see if the selection meets the requirements. This topology is flyback...; 洗洗睡 Power technology

Send a multism link, you can download it and have a look: [url=http://www.verycd.com/topics/2754295/]http://www.verycd.com/topics/2754295/[/url] [[i] This post was last edited by open82977352 on 2010-2-10 16:33[/i]]...; zhangkai0215 Electronics Design Contest

Local Bus address line problem: Three wires are drawn from LA22, LA23 and LA24 of LA[0:25] of mpc8313e and connected to the HPI pin of DSP. If the chip select base address of DSP is set to 0xF2000000, how is the base address of UHPI...; crysball Embedded System

Inventory: Hardware companies acquired by Google in recent years: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:53[/i] Google is a veritable acquisition maniac. Before acquiring Android in 2005, it mainly acquired technologies and teams around the...; azhiking Energy Infrastructure?

About QQ Chat at Work: [i=s]This post was last edited by Lazy Cat Love Flying on 2019-2-20 16:05[/i] Well, this is another offensive topic, but let me talk about my own views. The chat here refers to the chat about the "tec...; 懒猫爱飞 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components