530AA720M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AA720M000BG

530AA720M000BG: DescriptionLVPECL Output Clock Oscillator, 720MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA720M000BG Overview

LVPECL Output Clock Oscillator, 720MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA720M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	720 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Functional block diagram of Hisense KFR-25GW-06BP inverter air conditioner outdoor unit microprocessor

Apple machine APPLE regulated power supply circuit diagram

OV starting regulated power supply

845ddr computer motherboard circuit diagram_31

Rice cooker circuit diagram 01

High fidelity amplifier circuit

When the 0th capture/compare module of timer A in msp430G2553 is used as a capture module, which IO ports can be used as capture signals...: Please help me, msp430 experts! ! ! ! ! Thank you very much:)...; HH-nice Microcontroller MCU

The pre-simulation and post-simulation results are different. What is the reason?: The state machine clock simulated before is correct. Then, in the simulated state machine, some states will be separated by other states for a very short time, which is less than one tenth of the syst...; shumin748646 FPGA/CPLD

Help: Ask a question about the circuit board: 1. What materials are circuit boards (excluding components) made of? 2. When drawing circuit boards with PROTEL, which layers correspond to which positions? (For example; topoverly, layout...) 3. What...; lzcqust PCB Design

Questions about rtdx!: If I want to see the real-time compressed data stream when the H.263 program is running, can I only use rtdx? Does the emulator have to use 560? I am currently using DM642 and 510JTAG. I would like to...; athlon6 Analogue and Mixed Signal

Share a low-power touch button control chip——LT6101: LT6101 can operate as a slave of an external controller or as a host. When operating as a host, LT6101 works in synchronization with the clock signal generated by the internal oscillator, cyclically q...; cjc59717407 Microchip MCU

Asking for advice: What is the name of the Epson crystal oscillator used in the STM RTC?: Is there any regulation on the connection between pins 1 and 4 of the crystal and OSC32IN and OSC32OUT? Which pin is connected to which pin? I can't find any relevant information. I hope an expert wit...; quq stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components