68494-507H datasheet, PDF - EEWORLD Datasheet

68494-507H: DescriptionBoard Connector, 7 Contact(s), 1 Row(s), Male, Right Angle, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle; CategoryThe connector The connector; File Size228KB，2 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

68494-507H Overview

Board Connector, 7 Contact(s), 1 Row(s), Male, Right Angle, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	BREAKAWAY TYPE
body width	0.095 inch
subject depth	0.16 inch
body length	0.7 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	NICKEL PALLADIUM GOLD (15) OVER NICKEL (50)
Contact completed and terminated	TIN LEAD (150) OVER NICKEL (50)
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	1500VAC V
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED POLYCYCLOHEXYLENE TEREPHTHALLATE
JESD-609 code	e0
Manufacturer's serial number	68494
Plug contact pitch	0.1 inch
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	1
Number of rows loaded	1
Maximum operating temperature	130 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
Plating thickness	FLASH inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.11 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	7

Lwip raw api application problem without operating system: I am currently using FPGA to do network experiments and testing the performance of lwip in raw mode. S3e 500 board, mb core + xilkernel4.0 + lwip130, has been tuned, ping function, tcp and udp data tr...; pocker5200 Embedded System

Quartus adds phase-locked loop problem: There are not three phase-locked loops? The hint is that there are two, and there are only two input clocks, so two phase-locked loops are used, and the other one is not used?...; tianma123 FPGA/CPLD

[MsgOS] Make the system run: [font=宋体][size=2]The previous post released the first version of MsgOS source code and a brief introduction. [/size][/font][url=https://bbs.eeworld.com.cn/thread-492496-1-1.html]https://bbs.eeworld.co...; 科技猎人 stm32/stm8

Does anyone have the latest BSP for s3c6410? Please send me one. Thank you!: RT, email: liuxino_o@hotmail.com Thank you!...; lololo Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components