SSTUB32866EC/G datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SSTUB32866EC/G

SSTUB32866EC/G: Description1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications; Categorylogic logic; File Size211KB，30 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

SSTUB32866EC/G Overview

1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications

SSTUB32866EC/G Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	BGA
package instruction	LFBGA, BGA96,6X16,32
Contacts	96
Manufacturer packaging code	SOT536-1
Reach Compliance Code	unknow
series	32866
JESD-30 code	R-PBGA-B96
length	13.5 mm
Logic integrated circuit type	D FLIP-FLOP
Humidity sensitivity level	2
Number of digits	25
Number of functions	1
Number of terminals	96
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	OPEN-DRAIN
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	LFBGA
Encapsulate equivalent code	BGA96,6X16,32
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260
power supply	1.8 V
propagation delay (tpd)	1.5 ns
Certification status	Not Qualified
Maximum seat height	1.5 mm
Maximum supply voltage (Vsup)	2 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
Trigger type	POSITIVE EDGE
width	5.5 mm
minfmax	450 MHz

Preview

Download Datasheet

View All

SSTUB32866

1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer

with parity for DDR2-800 RDIMM applications

Rev. 04 — 15 April 2010

Product data sheet

1. General description

The SSTUB32866 is a 1.8 V configurable register specifically designed for use on DDR2

memory modules requiring a parity checking function. The register is configurable (using

configuration pins C0 and C1) to two topologies: 25-bit 1 : 1 or 14-bit 1 : 2, and in the latter

configuration can be designated as Register A or Register B on the DIMM.

The SSTUB32866 accepts a parity bit from the memory controller on its parity bit

(PAR_IN) input, compares it with the data received on the DIMM-independent D-inputs

and indicates whether a parity error has occurred on its open-drain QERR pin

(active LOW). The convention is even parity, that is, valid parity is defined as an even

number of ones across the DIMM-independent data inputs combined with the parity input

bit.

The SSTUB32866 is packaged in a 96-ball, 6

16 grid, 0.8 mm ball pitch LFBGA package

(13.5 mm

5.5 mm).

2. Features and benefits

Configurable register supporting DDR2 up to 800 MT/s Registered DIMM applications

Configurable to 25-bit 1 : 1 mode or 14-bit 1 : 2 mode

Controlled output impedance drivers enable optimal signal integrity and speed

Meets or exceeds SSTUB32866 JEDEC standard speed performance

Supports up to 450 MHz clock frequency of operation

Optimized pinout for high-density DDR2 module design

Chip-selects minimize power consumption by gating data outputs from changing state

Supports SSTL_18 data inputs

Checks parity on the DIMM-independent data inputs

Partial parity output and input allows cascading of two SSTUB32866s for correct parity

error processing

Differential clock (CK and CK) inputs

Supports LVCMOS switching levels on the control and RESET inputs

Single 1.8 V supply operation (1.7 V to 2.0 V)

Available in 96-ball, 13.5 mm

5.5 mm, 0.8 mm ball pitch LFBGA package

3. Applications

400 MT/s to 800 MT/s DDR2 registered DIMMs desiring parity checking functionality

SSTUB32866EC/G Related Products

	SSTUB32866EC/G	SSTUB32866EC/S	SSTUB32866	SSTUB32866_10
Description	1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications	1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications	1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications	1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications

Recommended Resources

Small thyristor charger circuit 5

Low noise pre-equalization circuit

5-digit LED real-time display circuit

MB3731 audio IC amplifier circuit diagram

Dual-channel three-phase power supply automatic switching circuit

moving object detector

Ask a question about MSP430: I made a protector, using a 430 single-chip microcomputer and a SIM300 module, and used mobile phone text messages to control on-site equipment. The problem now is that after adding the reply function...; 汪骏 Embedded System

The principle of I2C bus 8-bit remote IO expansion port chip PCF8574: PCF8574 is a CMOS circuit with I2C bus launched by PHILIPS. It can realize remote I/O port expansion for most MCUs. The device includes an 8-bit quasi-bidirectional port and an I2C bus interface. PCF8...; rain PCB Design

Hercules code generation tool installation and usage introduction: [size=4]First download[/size][color=#000000]halcogen software from TI's official website. The download address is as follows[color=#800080]http://www.ti.com.cn/tool/cn/halcogen[/color] [color=#000000]...; anvy178 Microcontroller MCU

Zero-copy problem with multi-port network cards: I have already realized zero copy of single-port network card, that is, the network card DMAs the data packet into the ring. My question now is whether the data packets received by several ports of mu...; liehu_4061 Embedded System

How to read circuit diagrams Recommended resources 4. Teach you how to read "analog circuit diagrams": [align=center][size=5]How to read circuit diagrams Recommended resources 4. [color=rgb(0, 0, 0)][font=微软雅黑]Teach you how to read "analog circuit diagrams"[/font][/color][/size][/align] [color=#000][fo...; tiankai001 Download Centre

GD32VF103V-EVAL Review——by littleshrimp: @littleshrimpThe first GD32VF103 project Create a GD32VF103 project using Visual Studio Code Use NucleiStudio to import GD32VF103_Demo_Suites routine GD32VF103V_EVAL uses USB to serial port function G...; okhxyyo Domestic Chip Exchange

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components