EEWORLDEEWORLDEEWORLD

Part Number

Search

P4-3306-8-FHT-59

Description
Rectangular Power Connector, 6 Contact(s), Male, Wire Wrap Terminal, Plug
CategoryThe connector    The connector   
File Size637KB,8 Pages
ManufacturerMolex
Websitehttps://www.molex.com/molex/home
Download Datasheet Parametric View All

P4-3306-8-FHT-59 Overview

Rectangular Power Connector, 6 Contact(s), Male, Wire Wrap Terminal, Plug

P4-3306-8-FHT-59 Parametric

Parameter NameAttribute value
MakerMolex
Reach Compliance Codeunknown
Other featuresPOLARIZED
Body/casing typePLUG
Connector typeRECTANGULAR POWER CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact point genderMALE
Contact materialBRASS
DIN complianceNO
empty shellNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Manufacturer's serial number3300
Mixed contactsNO
Installation typeCABLE AND PANEL
OptionsGENERAL PURPOSE
Shell materialPLASTIC
Termination typeWIRE WRAP
Total number of contacts6
2015 eSports Tournament List
If anyone knows what the list is, please send me one....
勾勾手爱恋 Electronics Design Contest
When the FSMC of STM32 is connected to an external 16-bit Nand, is the output address or command 16 bits?
When the FSMC of STM32F103VC is connected to an external 16-bit Nand, should the address or command written by the CPU to the Address section or Command section be 16 bits or 8 bits? Is the actual out...
dld2 stm32/stm8
What is the function of serpentine routing on FPC board?
Any trace on the FPC will cause delay to the signal when passing a high-frequency signal. The main function of the serpentine trace is to compensate for the smaller delay parts of the "same group of r...
方学放 PCB Design
Please advise on reading and writing USB host computer
I have a USB device, but I don't know the port. How can I read and write data? I use createfile, writefile, and readfile to open the USB device. There is no port in the USB path. The handle is opened ...
672192076 Embedded System
[FPGA (cyclone4) second issue] Timing and simulation learning - pipeline LUT multiplier
[color=#000][font=Tahoma][size=3]Pipeline operation can be said to be the privilege of Verilog HDL language. It is difficult to implement pipeline operation in sequential operation such as C language....
wsdymg FPGA/CPLD
The galaxy pad is disassembled and disassembled [many pictures kill cats]
[i=s]This post was last edited by ljj3166 on 2015-1-7 22:17[/i] [b][size=4]There don't seem to be many posts about disassembly in the forum. I'm going to post one today. Actually, I've been a wrecker ...
ljj3166 Mobile and portable

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2389  2706  979  1003  2517  49  55  20  21  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号