PDSP16256MC/GC1R datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> PDSP16256MC/GC1R

PDSP16256MC/GC1R: DescriptionMultiplier Accumulator/Summer, 16-Bit, CMOS, CQFP172, QFP-172; CategoryThe embedded processor and controller Microcontrollers and processors; File Size172KB，25 Pages; ManufacturerZarlink Semiconductor (Microsemi); Websitehttp://www.zarlink.com/

Download Datasheet Parametric Compare View All

PDSP16256MC/GC1R Overview

Multiplier Accumulator/Summer, 16-Bit, CMOS, CQFP172, QFP-172

PDSP16256MC/GC1R Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Zarlink Semiconductor (Microsemi)
package instruction	QFF, QFL172,1.2SQ,25
Reach Compliance Code	compliant
ECCN code	3A001.A.2.C
boundary scan	NO
maximum clock frequency	20 MHz
External data bus width	16
JESD-30 code	S-CQFP-F172
JESD-609 code	e0
length	29.21 mm
low power mode	NO
Number of terminals	172
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output data bus width	16
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF
Encapsulate equivalent code	QFL172,1.2SQ,25
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	225
power supply	5 V
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	3.58 mm
Maximum slew rate	380 mA
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	0.635 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	29.21 mm
uPs/uCs/peripheral integrated circuit type	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER

Preview

Download Datasheet

View All

PDSP16256/A

Programmable FIR Filter

DS3709

ISSUE 7.1

June 1999

Features

Ordering Information

Commercial (0

C to

170

PDSP16256A/C0/AC 25MHz, PGA package

Industrial (240

C to

185

PDSP16256 B0/AC 20MHz, PGA package

PDSP16256 B0/GC 20MHz, QFP package

Military (255

C to

1125

PDSP16256 MC/AC1R 20MHz, MIL-STD-883*

(latest revision), PGA package

PDSP16256 MC/GC1R 20MHz, MIL-STD-883*

(latest revision), QFP package

*See notes following Electrical Characteristics for further

information on MIL-STD-883 screening

Sixteen MACs in a Single Device

Basic Mode is 16-Tap Filter at up to 25MHz

Sample Rates

Programmable to give up to 128 Taps with

Sampling Rates Proportionally Reducing to

3·125MHz

16-bit Data and 32-bit Accumulators

Can be configured as One Long Filter or Two

Half-Length Filters

Decimate-by-two Option will Double the Filter

Length

Coefficients supplied from Host System or local

EPROM

Applications

Associated Products

PDSP16350

I/Q Splitter/NCO

PDSP16510A

FFT Processor

High Performance Digital Filters

Description

The PDSP16256 contains sixteen multiplier -

accumulators, which can be multi cycled to provide

from 16 to 128 stages of digital filtering. Input data

and coefficients are both represented by 16-bit

two’s complement numbers with coefficients

converted internally to 12 bits and the results being

accumulated up to 32 bits.

In 16-tap mode the device samples data at the

system clock rate of up to 25MHz. If a lower sample

rate is acceptable then the number of stages can be

increased in powers of two up to a maximum of 128.

Each time the number of stages is doubled, the

sample clock rate must be halved with respect to the

system clock. With 128 stages the sample clock is

therefore one eighth of the system clock.

In all speed modes devices can be cascaded to

provide filters of any length, only limited by the

possibility of accumulator overflow. The 32-bit

results are passed between cascaded devices

without any intermediate scaling and subsequent

loss of precision.

The device can be configured as either one long

filter or two separate filters with half the number of

taps in each. Both networks can have independent

inputs and outputs.

Both single and cascaded devices can be operated

in decimate-by-two mode. The output rate is then

half the input rate, but twice the number of stages

are possible at a given sample rate. A single device

with a 20MHz clock would then, for example,

provide a 128-stage low pass filter, with a 5MHz

input rate and 2·5MHz output rate.

Coefficients are stored internally and can be down

loaded from a host system or an EPROM. The latter

requires no additional support, and is used in stand

alone applications. A full set of coefficients is then

automatically loaded at power on, or at the request

of the system. A single EPROM can be used to

provide coefficients for up to 16 devices.

PDSP16256/A

Signal

DA15:0

DB15:0

X31:0

16-bit data input bus to Network A.

Delayed data output bus in the single filter mode. Connected to the data input bus of the next device in a

cascaded chain. Input to Network B in the dual filter modes.

Expansion input bus in the single filter mode. Connected to the previous filter output in a cascaded chain.

The inputs are not used on a single device system or on the Termination device in a cascaded chain. The

X bus provides the output from Network B in both dual modes.

In single filter mode this bus holds the main device output. In dual mode it holds the output from Network A.

Filter enable. The first high present on an SCLK rising edge defines the first data sample. The control register

and coefficient memory must be configured befor FEN is enabled.The signal must stay active whilst valid

data is being received and must be low if FRUN is high.

Delayed filter enable. This output is connected to the Filter Enable input of the next device in a cascaded

chain when moving towards the termination device and with multiple stand-alone EPROM-loaded

configurations. It is used to coordinate the control logic within each device.

Selects either the upper or lower set of coefficients for Bank Swap. A low selects the lower bank, a high the

upper bank.

In EPROM load mode, when high this signal allows continuous filter operations to occur without the need for

the initial FEN edge. If the device is not a single, interface or master device then this pin must be tied low.

A low on this signal on the SCLK rising edge will clear all the internal accumulators.

DCLR

need only remain

low for a single cycle, signal BUSY will indicate when the internal clearing is complete. After a clear the

device must be re-synchronised to the data stream using FEN. It is recommended that FEN is taken low

at the same time as clear. FEN may then be taken high to synchronise the data stream once BUSY has

returned low.

C15:0

A7:0

CCS

WEN

BYTE

EPROM

Description

F31:0

FEN

DFEN

SWAP

FRUN

DCLR

16-bit coefficient input bus. In the Byte mode of operation, C15:8 have alternative uses as explained in the

text.

Coefficient address bus. In the EPROM mode A7:0 are address outputs for an EPROM. In the remote host

mode they are inputs from the host. A7 is not used when coefficients are loaded as 16-bit words.

This pin is similar in operation to A7:0 and provides a higher order address bit. When low the coefficients

are loaded, when high the control register is loaded.

In the remote mode this pin is an input which when low enables the load operation. In the EPROM mode

it is an output which provides the write enable for other slave devices.

This pin is always an input and must also be low for the internal write operation to occur.

When this pin is tied low, coefficients are loaded as two 8-bit bytes. When the pin is high they are loaded

as 16-bit words. In the EPROM mode this pin is ignored.

When this pin is tied low coefficients are loaded as bytes from an external EPROM. The device outputs an

address on A7:0. When the pin is high coefficients must be loaded from a remote master. They can then

be transferred individually rather than as a complete set.

The main system clock; all operations are synchronous with this clock. The clock rate must be either 1, 2,

4, or 8 times the required data sampling rate. The factor used depends on the required filter length.

This output, when used to enable SCLK, can provide a data sampling clock. It has the effect of dividing the

SCLK rate by 1, 2, 4 or 8 depending on the filter mode selected.

Tri-state enable for the F bus. When high the outputs will be high impedance.

OEN

is registered onto the

device and does not therefore take effect until the first SCLK rising edge

SCLK

CLKOP

OEN

BUSY

RES

A high on this signal indicates that the device is completing internal operations and is not yet able to accept

new data. The signal is used during automatic EPROM loading, reset and accumulator clearing.

When this pin is low the control logic and accumulators are reset. In the EPROM mode it will initiate a load

sequence when it goes high.

NOTES

1. Unused buses (e.g. X31:0 when the device is configured in single or termination mode) can be set to any value. They should however be

maintained at a valid logic level to avoid an increase in power consumption.

2. To ensure correct input voltage thresholds are maintained all the V

and GND pins must be connected to adequate power and ground planes.

Table 1 Pin descriptions

PDSP16256MC/GC1R Related Products

	PDSP16256MC/GC1R	PDSP16256A/C0/AC	PDSP16256B0/GC	PDSP16256B0/AC
Description	Multiplier Accumulator/Summer, 16-Bit, CMOS, CQFP172, QFP-172	Multiplier Accumulator/Summer, 16-Bit, CMOS, CPGA144, PGA-144	Multiplier Accumulator/Summer, 16-Bit, CMOS, CQFP172, QFP-172	Multiplier Accumulator/Summer, 16-Bit, CMOS, CPGA144, PGA-144
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible
Maker	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)
package instruction	QFF, QFL172,1.2SQ,25	PGA, PGA144,15X15	QFF, QFL172,1.2SQ,25	PGA, PGA144,15X15
Reach Compliance Code	compliant	compliant	compliant	compliant
boundary scan	NO	NO	NO	NO
maximum clock frequency	20 MHz	25 MHz	20 MHz	20 MHz
External data bus width	16	16	16	16
JESD-30 code	S-CQFP-F172	S-CPGA-P144	S-CQFP-F172	S-CPGA-P144
JESD-609 code	e0	e0	e0	e0
length	29.21 mm	40.005 mm	29.21 mm	40.005 mm
low power mode	NO	NO	NO	NO
Number of terminals	172	144	172	144
Maximum operating temperature	125 °C	70 °C	85 °C	85 °C
Minimum operating temperature	-55 °C	-	-40 °C	-40 °C
Output data bus width	16	16	16	16
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF	PGA	QFF	PGA
Encapsulate equivalent code	QFL172,1.2SQ,25	PGA144,15X15	QFL172,1.2SQ,25	PGA144,15X15
Package shape	SQUARE	SQUARE	SQUARE	SQUARE
Package form	FLATPACK	GRID ARRAY	FLATPACK	GRID ARRAY
Peak Reflow Temperature (Celsius)	225	225	225	225
power supply	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	3.58 mm	6.15 mm	3.58 mm	6.15 mm
Maximum slew rate	380 mA	320 mA	250 mA	250 mA
Maximum supply voltage	5.5 V	5.25 V	5.5 V	5.5 V
Minimum supply voltage	4.5 V	4.75 V	4.5 V	4.5 V
Nominal supply voltage	5 V	5 V	5 V	5 V
surface mount	YES	NO	YES	NO
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	COMMERCIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	FLAT	PIN/PEG	FLAT	PIN/PEG
Terminal pitch	0.635 mm	2.54 mm	0.635 mm	2.54 mm
Terminal location	QUAD	PERPENDICULAR	QUAD	PERPENDICULAR
Maximum time at peak reflow temperature	30	30	30	30
width	29.21 mm	40.005 mm	29.21 mm	40.005 mm
uPs/uCs/peripheral integrated circuit type	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER

Recommended Resources

Common mode signal emitter coupling differential amplifier circuitb

Touch delay light circuit using music IC

Lubin QZD-1 shower circuit diagram

logic circuit protector

Humidity sensor conversion circuit

845ddr computer motherboard circuit diagram_64

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components