EEWORLDEEWORLDEEWORLD

Part Number

Search

2SC4108N-RF

Description
Power Bipolar Transistor, 12A I(C), 400V V(BR)CEO, 1-Element, NPN, Silicon, TO-218, Plastic/Epoxy, 3 Pin
CategoryDiscrete semiconductor    The transistor   
File Size96KB,2 Pages
ManufacturerSANYO
Websitehttp://www.semic.sanyo.co.jp/english/index-e.html
Download Datasheet Parametric View All

2SC4108N-RF Overview

Power Bipolar Transistor, 12A I(C), 400V V(BR)CEO, 1-Element, NPN, Silicon, TO-218, Plastic/Epoxy, 3 Pin

2SC4108N-RF Parametric

Parameter NameAttribute value
package instructionFLANGE MOUNT, R-PSFM-T3
Reach Compliance Codeunknow
Other featuresHIGH RELIABILITY
Maximum collector current (IC)12 A
Collector-emitter maximum voltage400 V
ConfigurationSINGLE
Minimum DC current gain (hFE)30
JEDEC-95 codeTO-218
JESD-30 codeR-PSFM-T3
Number of components1
Number of terminals3
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Polarity/channel typeNPN
Maximum power consumption environment100 W
Certification statusNot Qualified
surface mountNO
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
transistor applicationsSWITCHING
Transistor component materialsSILICON
Nominal transition frequency (fT)20 MHz
Base Number Matches1
JLink V8 User Manual
JLink V8 User Manual...
sssls2008 ARM Technology
0 points post...
...
passion07 Embedded System
In mobile, when importing a lib, why does it prompt that the lib cannot be opened?
tinyxmld.lib is an xml parsing class. I added this lib to the link, but it said it couldn't be opened when compiling....
lq999jacky Embedded System
JLINK V8
Seeing that everyone is so motivated, I came here to make up for the lack of DSP. I haven't kept up with everyone's progress, so I'll make some contributions~! I have a complete set of JLINK V8 data, ...
superwangyang NXP MCU
SPI communication program
My own SPI protocol communication program for the project (CPLD communicates with TI2802)...
eeleader FPGA/CPLD
Xilinx FPGA Design Optimization
Asynchronous resets also have an impact on general logic structures. Since all Xilinx FPGA general purpose registers have the ability to program reset/set as either asynchronous or synchronous, design...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 234  341  1973  1491  475  5  7  40  31  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号