EEWORLDEEWORLDEEWORLD

Part Number

Search

2SD1205AQ

Description
Small Signal Bipolar Transistor, 0.5A I(C), 50V V(BR)CEO, 1-Element, NPN, Silicon, M-A1, 3 PIN
CategoryDiscrete semiconductor    The transistor   
File Size68KB,3 Pages
ManufacturerPanasonic
Websitehttp://www.panasonic.co.jp/semicon/e-index.html
Download Datasheet Parametric Compare View All

2SD1205AQ Overview

Small Signal Bipolar Transistor, 0.5A I(C), 50V V(BR)CEO, 1-Element, NPN, Silicon, M-A1, 3 PIN

2SD1205AQ Parametric

Parameter NameAttribute value
package instructionIN-LINE, R-PSIP-T3
Reach Compliance Codeunknow
ECCN codeEAR99
Other featuresBUILT IN BIAS RESISTOR
Maximum collector current (IC)0.5 A
Collector-emitter maximum voltage50 V
ConfigurationDARLINGTON WITH BUILT-IN RESISTOR
Minimum DC current gain (hFE)4000
JESD-30 codeR-PSIP-T3
Number of components1
Number of terminals3
Maximum operating temperature150 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formIN-LINE
Polarity/channel typeNPN
Maximum power dissipation(Abs)0.4 W
Certification statusNot Qualified
surface mountNO
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
transistor applicationsAMPLIFIER
Transistor component materialsSILICON
Nominal transition frequency (fT)150 MHz
Base Number Matches1
Transistors
2SD1205, 2SD1205A
Silicon NPN epitaxial planar type darlington
For low-frequency amplification
6.9
±0.1
Unit: mm
2.5
±0.1
(1.0)
(0.4)
Forward current transfer ratio h
FE
is designed high, which is appro-
priate to the driver circuit of motors and printer hammer: h
FE
=
4 000
to 20 000.
A shunt resistor is omitted from the driver.
M type package allowing easy automatic and manual insertion as well as
stand-alone fixing to the printed circuit board.
(1.5)
3.5
±0.1
(1.0)
2.0
±0.2
2.4
±0.2
0.45
±0.05
1
Features
(1.5)
R 0.9
R 0.7
1.0
±0.1
Parameter
Collector-base voltage
(Emitter open)
2SD1205
2SD1205A
Symbol
V
CBO
V
CEO
V
EBO
I
C
I
CP
P
C
T
j
T
stg
Rating
30
60
25
50
5
500
750
400
150
−55
to
+150
Unit
V
3
(2.5)
2
(2.5)
1.25
±0.05
Absolute Maximum Ratings
T
a
=
25°C
(0.85)
0.55
±0.1
Collector-emitter voltage 2SD1205
(Base open)
2SD1205A
Emitter-base voltage (Collector open)
Collector current
Peak collector current
Collector power dissipation
Junction temperature
Storage temperature
V
1: Base
2: Collector
3: Emitter
M-A1 Package
V
mA
mA
mW
°C
°C
Internal Connection
C
B
200
E
Electrical Characteristics
T
a
=
25°C
±
3°C
Parameter
Collector-base voltage
(Emitter open)
Collector-emitter voltage
(Base open)
2SD1205
2SD1205A
2SD1205
2SD1205A
V
EBO
I
CBO
I
EBO
h
FE
V
CE(sat)
V
BE(sat)
f
T
I
E
=
100
µA,
I
C
=
0
V
CB
=
25 V, I
E
=
0
V
EB
=
4 V, I
C
=
0
V
CE
=
10 V, I
C
=
500 mA
I
C
=
500 mA, I
B
=
0.5 mA
I
C
=
500 mA, I
B
=
0.5 mA
V
CB
=
10 V, I
E
= −50
mA, f
=
200 MHz
150
4 000
V
CEO
I
C
=
1 mA, I
B
=
0
Symbol
V
CBO
Conditions
I
C
=
100
µA,
I
E
=
0
Min
30
60
25
50
5
100
100
20 000
2.5
3
V
nA
nA
V
V
MHz
V
Typ
Max
Unit
V
Emitter-base voltage (Collector open)
Collector-base cutoff current (Emitter open)
Emitter-base cutoff current (Collector open)
Forward current transfer ratio
*1, 2
Collector-emitter saturation voltage
*1
Base-emitter saturation voltage
*1
Transition frequency
Note) 1. Measuring methods are based on JAPANESE INDUSTRIAL STANDARD JIS C 7030 measuring methods for transistors.
2. *1: Pulse measurement
*2: Rank classification
Rank
h
FE
Q
R
4 000 to 10 000 8 000 to 20 000
4.1
±0.2
4.5
±0.1
Publication date: December 2002
SJC00211BED
1

2SD1205AQ Related Products

2SD1205AQ 2SD1205Q 2SD1205R
Description Small Signal Bipolar Transistor, 0.5A I(C), 50V V(BR)CEO, 1-Element, NPN, Silicon, M-A1, 3 PIN Small Signal Bipolar Transistor, 0.5A I(C), 25V V(BR)CEO, 1-Element, NPN, Silicon, M-A1, 3 PIN Small Signal Bipolar Transistor, 0.5A I(C), 25V V(BR)CEO, 1-Element, NPN, Silicon, M-A1, 3 PIN
package instruction IN-LINE, R-PSIP-T3 IN-LINE, R-PSIP-T3 IN-LINE, R-PSIP-T3
Reach Compliance Code unknow unknow unknow
ECCN code EAR99 EAR99 EAR99
Other features BUILT IN BIAS RESISTOR BUILT IN BIAS RESISTOR BUILT IN BIAS RESISTOR
Maximum collector current (IC) 0.5 A 0.5 A 0.5 A
Collector-emitter maximum voltage 50 V 25 V 25 V
Configuration DARLINGTON WITH BUILT-IN RESISTOR DARLINGTON WITH BUILT-IN RESISTOR DARLINGTON WITH BUILT-IN RESISTOR
Minimum DC current gain (hFE) 4000 4000 8000
JESD-30 code R-PSIP-T3 R-PSIP-T3 R-PSIP-T3
Number of components 1 1 1
Number of terminals 3 3 3
Maximum operating temperature 150 °C 150 °C 150 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE IN-LINE
Polarity/channel type NPN NPN NPN
Maximum power dissipation(Abs) 0.4 W 0.4 W 0.4 W
Certification status Not Qualified Not Qualified Not Qualified
surface mount NO NO NO
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal location SINGLE SINGLE SINGLE
transistor applications AMPLIFIER AMPLIFIER AMPLIFIER
Transistor component materials SILICON SILICON SILICON
Nominal transition frequency (fT) 150 MHz 150 MHz 150 MHz
Base Number Matches 1 1 1
Contacts - 3 3
About SPI to I2S conversion of APB3 bus
Has anyone implemented this module? Can you give me some advice?...
zydzjy FPGA/CPLD
Wince driver interruption problem
I'm learning about interrupt drivers recently, and I don't understand a few things. I'd like to ask you guys: 1. In WinCE interrupts, the logical interrupt number is associated with an event, so how i...
fiona007 Embedded System
Verilog statement output question
input b; reg a; if(i) a = b; assign c = a; if i=0; then what is the value of c, should it be no value, or 0? c is of wire type, so it is not saved, so there is no output value, is this correct?...
tianma123 FPGA/CPLD
How to calculate the gate count of FPGA?
I often hear that FPGAs have tens of thousands of gates, but isn't the size of an FPGA measured in logic units? Is there any relationship between the two? How do you estimate tens of thousands of gate...
心仪 FPGA/CPLD
Check out Xilinx's latest release of Targeted Design Platform domain-specific kits
Here are the pictures. It's too late, and there's nothing much to write. Just a brief explanation will suffice. If I remember anything else, I'll continue to add.This is the Spartan-6 development boar...
凯哥 FPGA/CPLD
ADC12, the GND level reading is too large when the speed is fast.
The MCU I use is F5438A, the master clock is 32M. The configuration of ADC12 is master clock, 8-bit resolution, 64 sampling clocks, A0A1A2A3 round sequence; The phenomena that occur are: 1. When I use...
shushu Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1668  2453  1692  178  2848  34  50  35  4  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号