EEWORLDEEWORLDEEWORLD

Part Number

Search

PH1-7LASC2801

Description
Transponder, 10709Mbps(Tx), 10709Mbps(Rx), SC/UPC Connector,
CategoryWireless rf/communication    Optical fiber   
File Size240KB,6 Pages
ManufacturerJDS Uniphase Corporation ( VIAVI )
Websitehttp://www.jdsu.com/index.html
Download Datasheet Parametric View All

PH1-7LASC2801 Overview

Transponder, 10709Mbps(Tx), 10709Mbps(Rx), SC/UPC Connector,

PH1-7LASC2801 Parametric

Parameter NameAttribute value
MakerJDS Uniphase Corporation ( VIAVI )
Reach Compliance Codecompliant
Other featuresIT ALSO OPERATE FROM 1280NM TO 1600NM
body height13.2 mm
Body length or diameter84.1 mm
Connection TypeSC/UPC CONNECTOR
Data rate (receive)10709 Mbps
Data rate (send)10709 Mbps
Emitter/Detector TypeAVALANCHE PHOTODIODE
Fiber optic equipment typesTRANSCEIVER, TRANSPONDER
Nominal operating wavelength1533 nm
Nominal optical power output1.584 mW
minimum return loss-27 dB
Sensitivity-24 dBm
COMMUNICATIONS MODULES & SUBSYSTEMS
10 Gb/s TDM/DWDM 300 Pin SFF MSA SR2/IR2/LR2 Transponder
PH1 Series
Key Features
• Three configurations supporting SR2/IR2/LR2 applications
• Supports dense wavelength division multiplexing
(DWDM) applications (without wavelocker)
• Microprocessor controls to support I2C
• Integrated 16:1/1:16 mux/demux
• Small form factor package (2.2" x 3.0" x 0.53") for high
density applications
• Low power consumption: 4.8 W typical, 6.8 W maximum
for TDM applications
• 70 °C maximum operating temperature
• High sensitivity PIN or APD receivers
• SONET, FEC, Ethernet and Multirate Capable Versions
• Forward, counter and line timing clocking modes
Applications
Telecommunications
Metropolitan Area Networks
Subscriber loop
Intra-office SONET/SDH
High bit-rate data communications
JDSU 10 Gb/s PH1 Series transponders are intended for 1550 nm system
applications with reaches of up to 80 km. The series includes three different
transponders for SR2 (25 km), IR2 (40 km), and LR2 (80 km) TDM or DWDM
applications. Each transponder accepts 16 bits of parallel digital data and converts
it to a 10 Gb/s NRZ modulated optical signal. It also accepts a 10 Gb/s NRZ
modulated optical signal and converts it into 16 bit wide parallel digital data.
The PH1 series offers low DC power dissipation and is available in either a small
form factor package (2.2 x 3 x 0.53 inches) or in a larger footprint (3.5 x 4.5 x 0.53
inches) package, depending on system thermal performance requirements. The
transmit design uses an Electro-Absorptive Modulated Laser (EML) which,
depending on the configuration, produces an average output power of between
-4 dBm to 2 dBm (EOL). A PIN (-17 dBm typical sensitivity) or APD (-24 dBm
typical sensitivity) receiver is available, based on system configurations.
JDSU PH1 Series transponders are designed to support the following data rates:
9.953 Gb/s (SONET), 10.3125 Gb/s (Ethernet), 10.664 Gb/s (FEC Encoded),
10.709 Gb/s FEC, or 11.09 Gb/s EFEC. They meet all applicable SONET/SDH standards.
Compliance
• Telcordia GR-253-Core
NORTH AMERICA
:
800 498-JDSU (5378)
WORLDWIDE
:
+800 5378-JDSU
WEBSITE
:
www.jdsu.com
550 Cases of Electrical Engineering Design and Calculation
The contents of this book include: basic electrical calculations, power transmission and distribution and reactive power compensation, transformers, motors, high and low voltage electrical appliances,...
arui1999 Download Centre
About BMS secondary protection chip
Regarding the secondary protection chip of BMS Thebattery management chip is already used to manage each battery cell of the battery pack. The secondary protection chip also has corresponding pins con...
QWE4562009 Discrete Device
Ten Commandments for HDL Optimization Design
Ten Commandments for HDL Optimization Design...
lorant Embedded System
【allegro】Why can’t the report be generated?
I encountered a problem when I was working on the rule check report. I would like to ask for your help. I hope you can help me~~ As shown in the picture:Why is the error reported? How can I solve it? ...
木犯001号 PCB Design
[Perf-V Evaluation] Clock generation based on Perf-V development board
1. Introduction This article is based on the Perf-V development board and uses the technology provided by Xilinx to generate clock signals of multiple frequencies according to the given frequency sign...
superstar_gu FPGA/CPLD
LM3S9B92 Disembowelment
Can you crack LM3S9B92? I have a board that needs to be cracked by an expert. At the same time, there is also an STC microcontroller on the board that needs to be cracked. I regret that I didn't liste...
LM3S9B92小白白 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1283  1995  947  384  647  26  41  20  8  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号