EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN74LVC07ADGVRE4

Description
Buffers & Line Drivers Hex Buffer/Driver w/Open-Drain Output
Categorylogic    logic   
File Size818KB,23 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

SN74LVC07ADGVRE4 Online Shopping

Suppliers Part Number Price MOQ In stock  
SN74LVC07ADGVRE4 - - View Buy Now

SN74LVC07ADGVRE4 Overview

Buffers & Line Drivers Hex Buffer/Driver w/Open-Drain Output

SN74LVC07ADGVRE4 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeSOIC
package instructionTSSOP, TSSOP14,.25
Contacts14
Reach Compliance Codecompli
seriesLVC/LCX/Z
JESD-30 codeR-PDSO-G14
JESD-609 codee4
length4.4 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUFFER
MaximumI(ol)0.024 A
Humidity sensitivity level1
Number of functions6
Number of entries1
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristicsOPEN-DRAIN
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP14,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packingTR
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Prop。Delay @ Nom-Su3.6 ns
propagation delay (tpd)5.6 ns
Certification statusNot Qualified
Schmitt triggerNO
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)1.65 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.4 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.6 mm

SN74LVC07ADGVRE4 Related Products

SN74LVC07ADGVRE4 SN74LVC07ADGVRG4 SN74LVC07ADTE4 SN74LVC07ANSRE4 SN74LVC07ANSRG4
Description Buffers & Line Drivers Hex Buffer/Driver w/Open-Drain Output Buffers & Line Drivers Hex Buffer/Driver w/Open-Drain Output Buffers & Line Drivers Hex Buffer/Driver w/Open-Drain Output Buffers & Line Drivers Hex Buffer/Driver w/Open-Drain Output Buffers & Line Drivers Hex Buffer Driver
Is it lead-free? Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to
Parts packaging code SOIC SOIC SOIC SOIC SOIC
package instruction TSSOP, TSSOP14,.25 TSSOP, TSSOP14,.25 SOP, SOP14,.25 SOP, SOP14,.3 SOP, SOP14,.3
Contacts 14 14 14 14 14
Reach Compliance Code compli unknow unknown unknow unknow
series LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z
JESD-30 code R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14
JESD-609 code e4 e4 e4 e4 e4
length 4.4 mm 4.4 mm 8.65 mm 10.2 mm 10.2 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type BUFFER BUFFER BUFFER BUFFER BUFFER
MaximumI(ol) 0.024 A 0.024 A 0.024 A 0.024 A 0.024 A
Humidity sensitivity level 1 1 1 1 1
Number of functions 6 6 6 6 6
Number of entries 1 1 1 1 1
Number of terminals 14 14 14 14 14
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C
Output characteristics OPEN-DRAIN OPEN-DRAIN OPEN-DRAIN OPEN-DRAIN OPEN-DRAIN
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP TSSOP SOP SOP SOP
Encapsulate equivalent code TSSOP14,.25 TSSOP14,.25 SOP14,.25 SOP14,.3 SOP14,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
method of packing TR TR TAPE AND REEL TAPE AND REEL TAPE AND REEL
Peak Reflow Temperature (Celsius) 260 260 260 260 260
power supply 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
propagation delay (tpd) 5.6 ns 5.6 ns 5.6 ns 5.6 ns 5.6 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Schmitt trigger NO NO NO NO NO
Maximum seat height 1.2 mm 1.2 mm 1.75 mm 2 mm 2 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 1.65 V 1.65 V 1.65 V 1.65 V 1.65 V
Nominal supply voltage (Vsup) 1.8 V 1.8 V 1.8 V 1.8 V 1.8 V
surface mount YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.4 mm 0.4 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 3.6 mm 3.6 mm 3.9 mm 5.3 mm 5.3 mm
Maker Texas Instruments Texas Instruments Texas Instruments - -
Prop。Delay @ Nom-Su 3.6 ns 3.6 ns - 3.6 ns 3.6 ns
Base Number Matches - - 1 1 1
JTAG Emulator
Keil, IAR, DS-5, ADS development tool software, etc. all have a common debugging interface RDI , so how do we complete the conversion of RDI - JTAG debugging protocol? Two methods:Write a service prog...
fish001 Microcontroller MCU
Question: The output of RC step-down is only 4V, where is the 24V I need?
The RC step-down output is only 4V. Where is the 24V I need? Does anyone have a mature RC step-down circuit? Please give me some advice and share it with me. Thank you....
孟令民 Power technology
Looking for a cheap zero-crossing detection circuit for bidirectional thyristor!
I'm looking for a cheap zero-crossing detection circuit for bidirectional thyristors!The ones on the Internet all use MC's zero-crossing detection optocouplers. Is there a cheap circuit composed of di...
zhiguodu stm32/stm8
How to draw a gray icon
CDC::DrawState can output a normal icon in gray, but this function is not available in Windows CE. Is there any way to output the icon in gray without preparing a gray ICON resource? How to achieve th...
zsda2007 Embedded System
A design of voltage output DAC circuit based on PWM
A design of voltage output DAC circuit based on PWMQin JianDepartment of Communications, Guangzhou Civil Aviation Vocational and Technical College, Guangdong 510403In the application of electronics an...
fighting Analogue and Mixed Signal
[Basic FPGA Technical Questions] How to determine whether the design is suitable for the selected chip?
nDoes the chosen chip have enough resources to accommodate more logic? If so, how much ?nIf it is suitable for the selected chip, can it be fully successfully routed?...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1143  320  1780  1289  341  24  7  36  26  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号