EEWORLDEEWORLDEEWORLD

Part Number

Search

A40MX04-2PLG68M

Description
Field Programmable Gate Array, 547 CLBs, 6000 Gates, 100.5MHz, 547-Cell, CMOS, PQCC68, PLASTIC, LCC-68
CategoryProgrammable logic devices    Programmable logic   
File Size880KB,123 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Environmental Compliance
Download Datasheet Parametric View All

A40MX04-2PLG68M Overview

Field Programmable Gate Array, 547 CLBs, 6000 Gates, 100.5MHz, 547-Cell, CMOS, PQCC68, PLASTIC, LCC-68

A40MX04-2PLG68M Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMicrosemi
package instructionQCCJ, LDCC68,1.0SQ
Reach Compliance Codecompliant
ECCN code3A001.A.2.C
Other featuresCAN ALSO BE OPERATED AT 5.0V
maximum clock frequency100.5 MHz
Combined latency of CLB-Max2 ns
JESD-30 codeS-PQCC-J68
JESD-609 codee3
length24.2316 mm
Humidity sensitivity level3
Configurable number of logic blocks547
Equivalent number of gates6000
Number of entries69
Number of logical units547
Output times69
Number of terminals68
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize547 CLBS, 6000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC68,1.0SQ
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)245
power supply3.3/5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height4.57 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceMatte Tin (Sn)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width24.2316 mm
v6.0
40MX and 42MX FPGA Families
Features
High Capacity
Single-Chip ASIC Alternative
3,000 to 54,000 System Gates
Up to 2.5 kbits Configurable Dual-Port SRAM
Fast Wide-Decode Circuitry
Up to 202 User-Programmable I/O Pins
HiRel Features
Commercial, Industrial, Automotive, and Military
Temperature Plastic Packages
Commercial, Military Temperature, and MIL-STD-883
Ceramic Packages
QML Certification
Ceramic Devices Available to DSCC SMD
Ease of Integration
Mixed-Voltage Operation (5.0V or 3.3V for core and
I/Os), with PCI-Compliant I/Os
Up to 100% Resource Utilization and 100% Pin
Locking
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Verification
Capability with Silicon Explorer II
Low Power Consumption
IEEE Standard 1149.1 (JTAG) Boundary Scan Testing
High Performance
5.6 ns Clock-to-Out
250 MHz Performance
5 ns Dual-Port SRAM Access
100 MHz FIFOs
7.5 ns 35-Bit Address Decode
Product Profile
Device
Capacity
System Gates
SRAM Bits
Logic Modules
Sequential
Combinatorial
Decode
Clock-to-Out
SRAM Modules
(64x4 or 32x8)
Dedicated Flip-Flops
Maximum Flip-Flops
Clocks
User I/O (maximum)
PCI
Boundary Scan Test (BST)
Packages (by pin count)
PLCC
PQFP
VQFP
TQFP
CQFP
PBGA
A40MX02
3,000
295
9.5 ns
147
1
57
44, 68
100
80
A40MX04
6,000
547
9.5 ns
273
1
69
44, 68, 84
100
80
A42MX09
14,000
348
336
5.6 ns
348
516
2
104
84
100, 160
100
176
A42MX16
24,000
624
608
6.1 ns
624
928
2
140
84
100, 160, 208
100
176
A42MX24
36,000
954
912
24
6.1 ns
954
1,410
2
176
Yes
Yes
84
160, 208
176
A42MX36
54,000
2,560
1,230
1,184
24
6.3 ns
10
1,230
1,822
6
202
Yes
Yes
208, 240
208, 256
272
January 2004
© 2004 Actel Corporation
i
See the Actel website (www.actel.com) for the latest version of this datasheet.
[Reality Show Version] How transistors work--EEWORLD University
Reality show version of how transistors work : https://training.eeworld.com.cn/course/2175 A transistor has three poles; the three poles of a bipolar transistor are composed of N-type and P-type emitt...
chenyy Analog electronics
Problems with gmake when using ccsv5
ccsv5 imports a ccs3 project file, and when building the project“C:\ti\ccsv5\utils\bin\gmake -k all lib/subdir_vars.mk:11: *** missing separator. Stop.”I thought it was a space problem in the subdir_v...
xiaoshi90 DSP and ARM Processors
How to measure the power consumption of a microcontroller?
Low power consumption product design. Currently, the current meter is connected in series for segmented measurement. Long-term 2uA. Short-term 4.5mA. Instantaneous 20mA. Is there any good way to use a...
movenight Microcontroller MCU
Let's talk about SPI timing issues
During the past two days, I have been investigating the bottleneck of the project and found that the SPI speed is not the expected 12MHz. This is a great lesson for me. [size=5]Phenomenon[/size] From ...
lzwml Linux and Android
C++ talents are called! Famous foreign companies introduce good C++ development positions! Basic salary for developers is 8K!! Basic salary for software testers is 4K!!
The company is in Beijing. If you can't come to Beijing to work, don't waste your time! ! Our company is now urgently hiring C++ developers and Nokia mobile phone operating system testers! ! ! The com...
烟头小徐 Embedded System
The process of WEBENCH design +5V-3.3 step-down circuit
1. Enter the WNBENCH homepage, select the "Power" option, fill in the corresponding parameters, and click Start2. Click the Compare All button3. Select IC for design4. View BOM5. View the chart6. View...
常见泽1 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1266  1171  2791  509  724  26  24  57  11  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号