86834-326 datasheet, PDF - EEWORLD Datasheet

86834-326: DescriptionBoard Connector, 26 Contact(s), 2 Row(s), Male, Straight, Solder Terminal; CategoryThe connector The connector; File Size614KB，8 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

86834-326 Overview

Board Connector, 26 Contact(s), 2 Row(s), Male, Straight, Solder Terminal

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (50) OVER NICKEL (50)/GOLD FLASH (50) OVER PALLADIUM NICKEL
Contact completed and terminated	GOLD (50) OVER NICKEL (50)/GOLD FLASH (50) OVER PALLADIUM NICKEL
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	86834
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	26
UL Flammability Code	94V-0

PDM: Rev:DF

STATUS:

Released

Printed: Jun 02, 2011

[I contribute to the Xilinx Resource Center] A large amount of Verilog source code: A lot of Verilog source codeVerilog HDL 程序举例一，基本组合逻辑功能：双向管脚（clocked bidirectional pin） Verilog HDL: Bidirectional PinThis example implements a clocked bidirectional pin in Verilog HDL. The value of ...; wanghongyang FPGA/CPLD

Slow display speed: Why does the display speed slow down after I turn on the "average sampling" mode or set a longer persistence time when using Dingyang oscilloscope?...; lily608487 Test/Measurement

Scattered: Can ITU656 data without VSYNC/HREF trigger the CAMERA interrupt of S3C6410?: Can ITU656 data without VSYNC/HREF trigger the S3C6410 CAMERA interrupt? How to configure the S3C6410 CAMERA interface? What are the requirements for the CAMERA input? Can it be the standard 720*576 P...; eekingking Embedded System

My Beaglebone learning journey: Organize the previous posts and make a general post to facilitate communication.1. BeagleBone Hardware Performance Test_Weekly Planhttps://bbs.eeworld.com.cn/thread-324885-1-1.html 2. BeagleBone hardw...; chenzhufly DSP and ARM Processors

How to solve the glitch: [font=黑体][size=5]vcc is a fixed level I set, q1 is a sine wave generated by counter + rom, alb is the output waveform after vcc and q1 pass through the comparator, q1 No code? How to solve the glitch...; xmllf FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components