EEWORLDEEWORLDEEWORLD

Part Number

Search

SIL10E-05S1V0-V02J

Description
IC 1-OUTPUT 11 W DC-DC REG PWR SUPPLY MODULE, ROHS COMPLIANT PACKAGE-11, Power Supply Module
CategoryPower/power management    The power supply circuit   
File Size587KB,4 Pages
ManufacturerArtysen Embedded Technologies
Download Datasheet Parametric View All

SIL10E-05S1V0-V02J Overview

IC 1-OUTPUT 11 W DC-DC REG PWR SUPPLY MODULE, ROHS COMPLIANT PACKAGE-11, Power Supply Module

SIL10E-05S1V0-V02J Parametric

Parameter NameAttribute value
MakerArtysen Embedded Technologies
Parts packaging codeMODULE
package instruction,
Contacts11
Reach Compliance Codeunknown
ECCN codeEAR99
Analog Integrated Circuits - Other TypesDC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage5.5 V
Minimum input voltage3 V
Nominal input voltage5 V
JESD-30 codeR-XSMA-T11
length50.8 mm
Number of functions1
Output times1
Number of terminals11
Maximum output voltage1.1 V
Minimum output voltage0.9 V
Nominal output voltage1 V
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Maximum seat height12.85 mm
surface mountNO
technologyHYBRID
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationSINGLE
Maximum total power output11 W
Fine-tuning/adjustable outputYES
width7.8 mm
Embedded Power for
Business-Critical Continuity
SIL10E Series
3.0 Vin - 5.5 Vin
Rev.3.4.09_96
SIL10E_05 Series
1 of 4
Total Power:
49.9 Watts
Input Voltage:
3.0-5.5 Vdc
# of Outputs:
Single
Electrical Specifications
Special Features
• 10 A Current rating
• Input voltage range:
3 Vdc to 5.5 Vdc
• Output voltage range:
0.8 Vdc to 3.63 Vdc
• Ultra high efficiency:
96% @ 5 Vin and 3.3 Vout
• Extremely low internal
power dissipation
• Minimal thermal
design concerns
• Designed in reliability:
MTBF of 7,000,000 hours per
Telcordia SR-332
• Ideal solution where board
space is at a premium or
tighter card pitch is required
• Industry standard
footprint and pin out
• Available RoHS compliant
• 2 year warranty
Input
Input voltage range:
Input current:
Input current (max.):
Input reflected ripple:
Remote ON/OFF:
Start-up time:
No load
3.0-5.5 Vdc
70 mA
8 A max. @ lo max.
and Vout = 3.3 V
65 mA rms
(See Note 2)
20 ms
Fixed output versions
5 Vin with wide trim
3.3 Vin with wide trim
±10%
0.8 - 3.63 Vdc
0.8 - 2.75 Vdc
±0.4% typ.
±0.2% typ.
±1.0% typ.
0 A
None
50 mV pk-pk
25 mV rms max.
±0.01%/˚C
50 mV max. deviation
50µs recovery to within ±1.0%
10% Vo compensation
Output
Voltage adjustability:
(See Note 1)
Setpoint accuracy:
Line regulation:
Load regulation:
Minimum load:
Overshoot/Undershoot:
Ripple and noise:
Temperature co-efficient:
Transient response:
Remote sense:
Safety
• UL/cUL CAN/CSA 22.2
No. 60950-1-03/UL 60950-1,
File No. E186249
• TÜV Product Service
(EN60950) Certificate No.
B 08 05 51485 378
• CB report and certificate to
IEC60950, Certificate No.
DE3-51686M1
All specifications are typical at nominal input, full load at 25
°
C unless otherwise stated.
[RVB2601 Creative Application Development] Handheld Game Console (Bonus-01) Python Program to Convert Files into Arrays
I found that I needed to convert the file into an array, so I wrote a few lines of python and shared them with you: def f2s(f):h=open(f,"rb")a = h.read()h.close()i=1h=open(f+".c","wb")h.write("const u...
nemon XuanTie RISC-V Activity Zone
The interface does not display on pocket pc 2003
I am debugging a VS 2005 program under WinCE 5.0. If I select C# for VS2005, I can display a dialog box + a button on Pocket PC 2003. Under MFC smart application, a dialog box + a button cannot be dis...
d2006p Embedded System
Blue line appears in vhdl bidirectional bus buffer simulation
The original code is as follows: LIBRARY IEEE;USE IEEE.STD_LOGIC_1164.ALL;ENTITY bio_buffer ISPORT(a,b:INOUT STD_LOGIC;en,dr :IN STD_LOGIC);END ENTITY; ARCHITECTURE behaver OF bio_buffer ISSIGNAL aout...
洽洽香瓜子 FPGA/CPLD
What software is better for buck circuit simulation
The BUCK circuit uses pwm control for the switch tube. Which software is better? I have tried protel99 and OCCAD pispice before. These two software can only simulate components in the simulation libra...
喜鹊王子 TI Technology Forum
[FPGA Open Source Tutorial Series] Chapter 15: FIFO Using Embedded Block RAM
[align=center][color=#000][size=15px][b][size=6]FIFO used by embedded block RAM[/size][/b][/size][/color][/align ] [align=center][color=#000][size=15px][flash=500,375]https://imgcache.qq.com/tencentvi...
芯航线跑堂 FPGA/CPLD
What to do if there is power interference?
I accidentally discovered that the power output ground of the computer is connected to the shell, that is, the output ground is connected to the PE line. In a recent project, a high-power inverter and...
90houyidai Power technology

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2111  650  442  2356  2840  43  14  9  48  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号