EEWORLDEEWORLDEEWORLD

Part Number

Search

P54FCT374CLMB

Description
Bus Driver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CQCC20, LCC-20
Categorylogic    logic   
File Size236KB,6 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Download Datasheet Parametric View All

P54FCT374CLMB Overview

Bus Driver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CQCC20, LCC-20

P54FCT374CLMB Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerPyramid Semiconductor Corporation
Parts packaging codeQLCC
package instructionQCCN, LCC20,.35SQ
Contacts20
Reach Compliance Codeunknown
seriesFCT
JESD-30 codeS-CQCC-N20
JESD-609 codee0
length8.89 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUS DRIVER
MaximumI(ol)0.032 A
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQCCN
Encapsulate equivalent codeLCC20,.35SQ
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Prop。Delay @ Nom-Sup6.2 ns
propagation delay (tpd)6.2 ns
Certification statusNot Qualified
Filter levelMIL-STD-883 Class B
Maximum seat height1.905 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typePOSITIVE EDGE
width8.89 mm
This Material Copyrighted By Its Respective Manufacturer
【Altera SoC Experience Tour】+System Loading and Startup Discussion
[i=s]This post was last edited by Xidianboy on 2015-4-19 08:30[/i] This post mainly discusses and verifies the characteristics or advantages of Altera's SOC FPGA startup. Because I have worked on FPGA...
Xidianboy FPGA/CPLD
Set/Reset Flip-Flop Using Rail-to-Rail Op Amp
[i=s]This post was last edited by dontium on 2015-1-23 11:28[/i] [p=30, null, left][font=宋体][font=Verdana][color=#000000] You can make a set/reset flip-flop using two NAND or NOR gates, or you can use...
qwqwqw2088 Analogue and Mixed Signal
40 MCU experiments to help you succeed
40 MCU experiments to help you succeed...
二哈 51mcu
The thinnest body [H3C Magic B1] smart router review
H3C Magic B1 router is said to be the thinnest router in the world. It is also H3C's first smart router flagship product for the home consumer market. This product uses a combination of signal directi...
huaiqiao Making friends through disassembly
Top 10 Chinese people's pretentious phenomena, alas?
No.1 Location: Subway and bus Incident: People stick to each other on the subway and bus, and those who pretend to be cool read English (English newspapers, English books) Perhaps people who work in b...
framchina Talking
Which big brother has written the UCOS+UIP transplantation program?
RT The more detailed the better, I am waiting to use it and hope that teachers will give me some advice. Thank you~~~ Email: wanlei87726@163.com...
309903765 Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 855  1576  1754  321  1599  18  32  36  7  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号