533WBFREQDG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 533WBFREQDG

533WBFREQDG: DescriptionCMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6; CategoryPassive components oscillator; File Size225KB，12 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

533WBFREQDG Overview

CMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6

533WBFREQDG Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRISTATE; ENABLE/DISABLE FUNCTION; TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
Manufacturer's serial number	SI533
Installation features	SURFACE MOUNT
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 0.6mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES

Preview

Download Datasheet

View All

Si533

EVISION

U A L

R E Q U E N C Y

R Y S TA L

S C I L L A T O R

(XO )

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

2 selectable output frequencies

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Pin 1 output enable (OE)

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Applications

SONET/SDH

Networking

SD/HD video

Clock and data recovery

FPGA/ASIC clock generation

Ordering Information:

See page 7.

Description

The Si533 dual frequency XO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a low jitter clock at high frequencies. The Si533

is available with any-rate output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz. Unlike a traditional XO, where a different crystal is

required for each output frequency, the Si533 uses one fixed crystal to

provide a wide range of output frequencies. This IC based approach allows

the crystal resonator to provide exceptional frequency stability and reliability.

In addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low jitter clocks in noisy environments

typically found in communication systems. The Si533 IC based XO is factory

configurable for a wide variety of user specifications including frequency,

supply voltage, output format, and temperature stability. Specific

configurations are factory programmed at time of shipment, thereby

eliminating long lead times associated with custom oscillators.

Pin Assignments:

See page 6.

(Top View)

GND

CLK–

CLK+

LVDS/LVPECL/CML

Functional Block Diagram

CLK– CLK+

CMOS

CLK+

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL®

Clock

Synthesis

GND

Rev. 1.1 6/07

Si533

Recommended Resources

Resistance furnace thyristor temperature control circuit 3

Fast response circuit with contact control

Timing control circuit (2)

Portable thyristor charger circuit diagram

Double contact AC and DC arc extinguishing circuit

TV standard color generator

The program cannot write properly to WCH's CH552 T. Please help me.: [i=s]This post was last edited by hakura on 2019-1-30 17:13[/i] I think it is difficult to read because I am using machine translation, but I would be happy if you could reply. I wrote a program for C...; hakura 51mcu

The current state of high definition: At the end of 2009, someone shouted the slogan "2010 will be the first year of high-definition". Judging from the situation in the past six months of 2010, the "first year of high-definition" is not j...; xyh_521 Industrial Control Electronics

What's wrong with my "hexadecimal to decimal function"?: In the program, AD sampling gets a hexadecimal number: #define uint16 unsigned int uint16 AD_Result=0; AD_Result=ADRESL&0x00FF; AD_Result|=ADRESH>12)&0x000f); s[1]=(((src>>8)&0x000f); s[2]=((src>>4)&0...; 面纱如雾 Microchip MCU

Verilog warning request help: Warning: Using design file convert.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in projectInfo: Found entity 1: conver...; 不屈的生命 FPGA/CPLD

Serial communication, how to write CE-side program and PC-side program to communicate with each other?: Serial communication, how to write a CE program to communicate with the PC program? Thanks for your advice!!...; yin_327 Embedded System

Waiting for you to complain——the second board is out~~: {:1_124:}[size=3]Our first [Waiting for You to Tucao] event received a warm response from forum members. Forum members freely evaluated the board, analyzed some of the processing methods, and even wen...; okhxyyo PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components