A1010B-PGG84B datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> A1010B-PGG84B

A1010B-PGG84B: DescriptionField Programmable Gate Array, 295 CLBs, 1200 Gates, 37MHz, CMOS, CPGA84, CERAMIC, PGA-84; CategoryProgrammable logic devices Programmable logic; File Size166KB，24 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com; Environmental Compliance

Download Datasheet Parametric View All

A1010B-PGG84B Overview

Field Programmable Gate Array, 295 CLBs, 1200 Gates, 37MHz, CMOS, CPGA84, CERAMIC, PGA-84

A1010B-PGG84B Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Microsemi
package instruction	PGA,
Reach Compliance Code	compliant
ECCN code	3A001.A.2.C
Other features	MAX 57 I/OS
maximum clock frequency	37 MHz
Combined latency of CLB-Max	5.5 ns
JESD-30 code	S-CPGA-P84
JESD-609 code	e4
length	27.94 mm
Configurable number of logic blocks	295
Equivalent number of gates	1200
Number of terminals	84
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	295 CLBS, 1200 GATES
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Filter level	MIL-STD-883 Class B
Maximum seat height	4.318 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	GOLD OVER NICKEL
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED
width	27.94 mm

Preview

Download Datasheet

View All

ACT

™

1 Series FPGAs

Fe atur es

• 5V and 3.3V Families fully compatible with JEDEC

specifications

• Up to 2000 Gate Array Gates (6000 PLD equivalent gates)

• Replaces up to 50 TTL Packages

• Replaces up to twenty 20-Pin PAL Packages

• Design Library with over 250 Macro Functions

• Gate Array Architecture Allows Completely Automatic

Place and Route

• Up to 547 Programmable Logic Modules

• Up to 273 Flip-Flops

• Data Rates to 75 MHz

• Two In-Circuit Diagnostic Probe Pins Support Speed

Analysis to 25 MHz

• Built-In High Speed Clock Distribution Network

• I/O Drive to 10 mA (5 V), 6 mA (3.3 V)

• Nonvolatile, User Programmable

• Fabricated in 1.0 micron CMOS technology

De scrip tion

A security fuse may be programmed to disable all further

programming and to protect the design from being copied or

reverse engineered.

Pr od uc t F a mi l y P r o fi le

Device

Capacity

Gate Array Equivalent Gates

PLD Equivalent Gates

TTL Equivalent Packages

20-Pin PAL Equivalent Packages

Logic Modules

Flip-Flops (maximum)

Routing Resources

Horizontal Tracks/Channel

Vertical Tracks/Column

PLICE Antifuse Elements

User I/Os (maximum)

Packages:

A1010B

A10V10B

1,200

3,000

295

147

112,000

44 PLCC

68 PLCC

A1020B

A10V20B

2,000

6,000

547

273

186,000

The ACT™ 1 Series of field programmable gate arrays

(FPGAs) offers a variety of package, speed, and application

combinations. Devices are implemented in silicon gate,

1-micron two-level metal CMOS, and they employ Actel’s

PLICE

antifuse technology. The unique architecture offers

gate array flexibility, high performance, and instant

turnaround through user programming. Device utilization is

typically 95 to 100 percent of available logic modules.

ACT 1 devices also provide system designers with unique

on-chip diagnostic probe capabilities, allowing convenient

testing and debugging. Additional features include an on-chip

clock driver with a hardwired distribution network. The

network provides efficient clock distribution with minimum

skew.

The user-definable I/Os are capable of driving at both TTL

and CMOS drive levels. Available packages include plastic

and ceramic J-leaded chip carriers, ceramic and plastic quad

flatpacks, and ceramic pin grid array.

44 PLCC

68 PLCC

84 PLCC

100 PQFP 100 PQFP

80 VQFP 80 VQFP

84 CPGA 84 CPGA

84 CQFP

75 MHz

55 MHz

75 MHz

55 MHz

Performance

5 V Data Rate (maximum)

3.3 V Data Rate (maximum)

Note:

See Product Plan on page 1-286 for package availability.

Th e De s i g ne r an d De s i gn e r

A dv a n t a ge ™ Sy s t em s

The ACT 1 device family is supported by Actel’s Designer and

Designer Advantage Systems, allowing logic design

implementation with minimum effort. The systems offer

Microsoft

Windows

™

and X Windows

™

graphical user

interfaces and integrate with the resident CAE system to

provide a complete gate array design environment: schematic

capture, simulation, fully automatic place and route, timing

verification, and device programming. The systems also

include the ACTmap

™

VHDL optimization and synthesis tool

and the ACTgen

™

Macro Builder, a powerful macro function

generator for counters, adders, and other structural blocks.

April 1996

1-283

Recommended Resources

MP4 machine battery charging circuit

Jiangjun brand BCD-148 refrigerator circuit

Crystal controlled local oscillator for single sideband transmitter

Light control, single button switch wall base circuit

Delayed pull-in relay circuit

Computer motherboard circuit diagram 440LX2_28

ModelSim ** Warning: (vsim-3016) The problem cannot be solved: I am a beginner and want to design an FFT module, which involves pipeline, so I added a clock pin to lpm_mult. However, when I use ModelSim to simulate, the following warning is generated, and the wav...; perphi83 FPGA/CPLD

About the optimization problem of Xilinx ISE: A few days ago, I adjusted an algorithm, which used shifting for multiplication and made a mistake. I used chipscope to observe and found that the FPGA optimized the first bit of the signal I defined....; eeleader-mcu FPGA/CPLD

The pin level change interrupt PCINT8 does not work. I have tried many methods.: ATMEGA169 pin interrupts don't work! Strongly question ATMEGA169PA! [[i] This post was last edited by gh131413 on 2013-12-9 15:45 [/i]]...; gh131413 Microchip MCU

I need a cracked version of CodeWarrior for HCS08: Does anyone have a confirmed version of CodeWarrior for hcs08? Could you please send it to my email? yby227@163.com Thank you very much...; chunxilu1979 Embedded System

Electric actuator problem. Please teach me: The electric actuator, I gave a signal of 20%. Or more. But the feedback sometimes does not move. After I went to the site to manually debug, the feedback can move again. Is it a problem with the posi...; eeleader Industrial Control Electronics

Could you please help me find the error when compiling u-boot?: 前提是我拿别人的交叉编译工具. root@localhost u-boot-1.1.6]# export PATH=/ning/2.95.3/bin:$PATH[root@localhost u-boot-1.1.6]# make B2_configConfiguring for B2 board...[root@localhost u-boot-1.1.6]# makefor dir in to...; ailikelhl Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components