SaRonix
Crystal Clock Oscillator
Technical Data
Frequency Range:
Frequency Stability:
1 MHz to 70 MHz
±50 or ±100 ppm over all conditions: calibration tolerance,
operating temperature, input voltage change, load change,
aging, shock and vibration.
3.3 & 5V, HCMOS, TTL, SMD
NTH / NTT Series, Type H
Temperature Range:
Operating:
Storage:
Supply Voltage:
Recommended Operating:
Supply Current:
1 MHz to 26 MHz:
26+ MHz to 50 MHz:
50+ MHz to 70 MHz:
Output Drive:
HCMOS
Symmetry:
Rise & Fall Times:
Logic 0:
Logic 1:
Load:
Period Jitter RMS:
TTL (5V)
Symmetry:
Rise & Fall Times:
Logic 0:
Logic 1:
Load:
Period Jitter RMS:
Mechanical:
Shock:
Solderability:
Terminal Strength:
Vibration:
Solvent Resistance:
Resistance to Soldering Heat:
Environmental:
Thermal Shock:
Moisture Resistance:
0°C to +70°C or -40°C to +85°C
-55°C to +125°C
5V ±10% or 3.3V ±10% (HCMOS only)
5V, 10TTL/30pF
15mA max
30mA max
45mA max
5V, 50pF
35mA max
45mA max
ACTUAL SIZE
3.3V, 30pF
15mA max
25mA max
25mA max
Description
A crystal controlled, 3.3 or 5 volt, low
current oscillator designed to drive low
power, high performance microproces-
sors. The plastic-molded surface mount-
able package is ideal for today's auto-
mated assembly environments. J-leads
are compatible with EIA standard foot-
prints. The HCMOS device is capable of
driving both CMOS and TTL loads.
Applications & Features
• Footprint compatible and direct replace-
ment for SG615 series
• Frequency range from 1 to 70 MHz
• 3.3V and 5V operations
• Tri-State output standard
• Low voltage CMOS, HCMOS and TTL
compatible
• Ideally suited for use with contempo-
rary MPUs and custom ASICs
• Perfect for PCs, laptop, portable appli-
cations; disc drives - anywhere small
size, low power and surface
mountability are a priority
• EIA standard SO-J-20 foot-print
• Compact, plastic-molded SMD
• Available on tape & reel; 24mm tape,
1000pcs per reel
40/60% or 45/55% max @ 50% V
DD
, See Part Numbering Guide
8ns max 20% to 80% V
DD
@ 5V
4ns max 20% to 80% V
DD
@ 3.3V
10% V
DD
max or 0.4V max @ 3.3V
90% V
DD
min or V
DD
-0.4 min @ 3.3V
50pF max to 50 MHz, 30pF 50+ to 70 MHz
30pF @ 3.3V operation
8ps max
40/60% or 45/55% max @ 1.5V level, See Part Numbering Guide
8ns max 0.5 to 2.5V
0.5V max
2.5V min
10 TTL to 50 MHz, 5 TTL 50+ to 70 MHz
8ps max
MIL-STD-883,
MIL-STD-883,
MIL-STD-883,
MIL-STD-883,
MIL-STD-202,
MIL-STD-202,
Method 2002, Condition B
Method 2003
Method 2004, Condition B2
Method 2007, Condition A
Method 215
Method 210, Condition I or J
MIL-STD-883, Method 1011, Condition A
MIL-STD-883, Method 1004
Solder Reflow Guide
Reflow 240 max
4°C/sec max
Preheat 183 ±10°C
Cooling
Output Waveform
CMOS
TTL
T
f
T
r
T
f
V
DD
T
r
LOGIC 1
80% V
DD
50% V
DD
20% V
DD
LOGIC 0
2.5 VDC
1.5 VDC
0.5 VDC
GND
SYMMETRY
SYMMETRY
Temperature – °C
250
200
150
4°C/sec max
Time
1 – 2 minutes
10 sec max
DS-111
REV
K
SaRonix
141 Jefferson Drive • Menlo Park, CA 94025 • USA • 650-470-7700 • 800-227-8974 • Fax 650-462-9894
SaRonix
Crystal Clock Oscillator
Technical Data
Tri-State Logic Table
Pin 1 Input
Logic 1 or NC
Logic 0 or GND
Pin 3 Output
Oscillation
High Impedance
3.3 & 5V, HCMOS, TTL, SMD
NTH / NTT Series, Type H
Part Numbering Guide
NTH
Series
NTH = CMOS - compatible
NTT = TTL - compatible (5V only)
Symmetry
0 = 40/60% max, 0 to +70°C
A = 45/55% max, 0 to +70°C
2 = 40/60% max, -40 to +85°C
4 = 45/55% max, -40 to +85°C, 50 MHz max
Frequency Range
3 = 1.0 to 4 MHz
6 = 4+ to 24 MHz
8 = 24+ to 70 MHz
0
6
H
C
- 24.0000 (T )
(T) = Tape & Reel
full reel increments only
Frequency
Supply Voltage
Blank = 5V operation
3 = 3.3V operation
Stability Tolerance
C = ±100 ppm
B = ±50 ppm
Required Input Levels on Pin 1:
Logic 1 = 2.0V min
Logic 0 = 0.8V max or 0.2V max @ 3.3V
Package Details, Type H
4
3
2.0
.079
SARONIX
YYWW
24.0000 MHz
NTH06HC
1
2
13.0
max
.512
8.95
.352
9.80
max
.386
Package Type H
Example PN: NTH06HC - 24.0000 (T)
Test Circuits
4.10
.161
0.51
.020
5.08
.200
0.15
.006
7.62
.300
4.7 max
.185
TEST
POINT
mA
M
Pin 4
OUT
V
CC
OSCILLATOR
GND
Pin 2
Pin 3
C
L
= 15pF
( Note A )
R
L
= 390Ω
1 to 50 MHz
R
L
= 780Ω
50+ to 70 MHz
0.25
.010
POWER
SUPPLY
VM
.01µF
( Note B )
Pin 1
MMBD7000
or Equiv
Pin Function:
Pin 1: Tri-State Control
Pin 2: GND
Pin 3: Output
Pin 4: +5 VDC
TRI-STATE INPUT
Recommended Land Pattern
*
1.78
.070
NOTE: A. C
L
includes probe and fixture capacitance.
NOTE: B. An external .01µF bypass capacitor close to
package ground and V
CC
pin is required
FIGURE 1 - TTL TEST CIRCUIT, 5V OPERATION
TEST
POINT
Pin 4
V
CC
POWER
SUPPLY
VM
.01µF
( Note B )
Pin 1
OUT
GND
Pin 2
Pin 3
C
L
= 50pF
1 to 50 MHz
C
L
= 30pF
50+ to 70 MHz
C
L
= 30pF
3.3V operation
( Note A )
4
3
7.80
.307
mA
M
1
2.82
.111
5.08
.200
2
OSCILLATOR
*
External high frequency power supply
decoupling required.
mm
)
inches
TRI-STATE INPUT
NOTE: A. C
L
includes probe and fixture capacitance.
NOTE: B. An external .01µF bypass capacitor close to
package ground and V
CC
pin is required
FIGURE 2 - HCMOS TEST CIRCUIT, 3.3V OR 5V OPERATION
All specifications are subject to change without notice.
Scale: None ( Dimensions in
DS-111
REV
K
SaRonix
141 Jefferson Drive • Menlo Park, CA 94025 • USA • 650-470-7700 • 800-227-8974 • Fax 650-462-9894
PCB Design
京公网安备 11010802033920号
EEWORLD
