EEWORLDEEWORLDEEWORLD

Part Number

Search

LP49-44-FREQ5-20E1JJ

Description
Parallel - Fundamental Quartz Crystal, 7MHz Min, 9MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP49-44-FREQ5-20E1JJ Overview

Parallel - Fundamental Quartz Crystal, 7MHz Min, 9MHz Max, ROHS COMPLIANT PACKAGE-2

LP49-44-FREQ5-20E1JJ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.0015%
frequency tolerance20 ppm
JESD-609 codee3
load capacitance44 pF
Manufacturer's serial numberLP49
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency9 MHz
Minimum operating frequency7 MHz
Maximum operating temperature80 °C
Minimum operating temperature-30 °C
physical sizeL10.8XB4.47XH3.56 (mm)/L0.425XB0.176XH0.14 (inch)
Series resistance80 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
Please tell me how to use external expansion RAM on LM3S
I recently selected an LM3S2B93 for a project. As the program occupies a lot of data, the RAM on the chip itself is not enough, so I used EPI to expand an external RAM. Because I used the C environmen...
timeseeker Microcontroller MCU
Can I ask about calling assembly in C language?
[i=s] This post was last edited by dontium on 2015-1-23 13:40[/i] void ToggleHOLDx(int channel){GpioDataRegs.GPFCLEAR.all=channel; //Test clearasm( \" RPT #25 || NOP\" ;for(int n=0;nGpioDataRegs.GPFSE...
Anna2007 Analogue and Mixed Signal
Unforgettable 2017+Looking back
Time really flies. Now looking back at what I did in 2017, most of it is already fuzzy and I can’t remember the details. The older I get, the more I understand the importance of brain capacity! In 201...
冒险武者 Talking
The company offers generous salary
Our company in Shanghai is looking for an FPGA design verification engineer with more than 3 years of work experience. The salary is very good, and there is an opportunity to go to the United States f...
HDLWorld FPGA/CPLD
"MCU Application System Design and Product Development" Source Code
[color=#666666]Directory:[/color] Chapter 1 Introduction to 51 series MCU1.1 Features of 51 series MCU1.2 Basic development process of 51 series MCUChapter 2 Basic knowledge of 51 series MCU2.1 Basic ...
maxmax007 MCU
Cyclone V Board User Experience 2
[align=left][size=7][color=#17365d]It's my first time using such an advanced board, and I'm a little excited[/color][/size][/align] [align=left][i][size=3][color=#4f81bd][font=Cambria]Cyclone V [/font...
garyhappy4 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 451  112  1410  113  1334  10  3  29  27  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号