531AA1343M00BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AA1343M00BGR

531AA1343M00BGR: DescriptionLVPECL Output Clock Oscillator, 1343MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA1343M00BGR Overview

LVPECL Output Clock Oscillator, 1343MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA1343M00BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1343 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

A frequency meter circuit diagram composed of CD4046

Taifu DK2-25 rice cooker temperature detection control circuit

Electronic differential pressure transmission circuit diagram

Precision absolute converter circuit with wide dynamic range

Accurate peak-to-valley detector circuit

Fixed output integrated regulated power supply basic circuit

Win gifts | TI E2E wireless theme learning month, write down your study notes!: Win gifts | TI E2E wireless theme learning month, write down your study notes!Click here to enter the event Event time: From now until December 31, 2019 Activity Rules: 1. Click the "I want to partici...; EEWORLD社区 TI Technology Forum

MPC runs VxWorks to develop PCI: I just learned to run the VxWorks operating system on PowerPC, and the operating system can just run. I want to make a small application to practice. So, I want to connect a memory chip to the PCI bus...; longdongshenye Real-time operating system RTOS

How much more current can a power circuit carry when the window is opened than when the window is not opened?: It is said that opening windows in circuits can facilitate the passage of large currents. Could you please tell me how much more current can be passed with windows in circuits than without windows?...; Knight97538 Power technology

STC opens the M0 core microcontroller: I talked to a forum engineer about Guoxin a while ago, and talked about the expiration of M0 and the open sourceToday, I accidentally touched upon STC's family. There was no reason. I was just excited...; nmg Domestic Chip Exchange

Low-cost IoT control box based on STM32 and ESP8266: [i=s]This post was last edited by Tang Quan on 2016-11-30 10:18[/i] I have posted a post before: [url=https://bbs.eeworld.com.cn/thread-496527-1-1.html]https://bbs.eeworld.com.cn/thread-496527-1-1.htm...; 汤权 stm32/stm8

Why can I use direct line?: The embedded devices we developed can communicate with each other using both straight-through and crossover cables. Does anyone know why? I am using the Realtelk 8201 network card chip?...; zhengkuo Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components